Maps: A Compiler-Managed Memory System for Software-Exposed Architectures
Name
MIT-LCS-TR-799.pdf
Size
15.21 MB
Format
Adobe PDF
Checksum (MD5)
444aee879b11c3abb4b8eb68fed6deef
Author(s)
Barua, Rajeev
Advisor(s)
Amarasinghe, Saman
Agarwal, Anant
Date Issued
January 2000
Series/Report no.
MIT-LCS-TR-799
Abstract
Microprocessors must exploit both instruction-level parallelism (ILP) and memory parallelism for high performance. Sophisticated techniques for ILP have boosted the ability of modern-day microprocessors to exploit ILP when available. Unfortunately, impro
Persistent DSpace Link