Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. MIT Libraries
  3. MIT Theses
  4. Graduate Theses
  5. Front-end circuits for a photonic analog-to-digital converter

Front-end circuits for a photonic analog-to-digital converter

Thumbnail Image
Download
Name

770692212-MIT.pdf

Description
Full printable version
Size

8.22 MB

Format

Adobe PDF

Checksum (MD5)

9389b40500005904ce079c9f1f398795

Author(s)
Uyar, Oğuzhan
Advisor(s)
Vladimir Stojanović.
Date Issued
2011
Publisher
Massachusetts Institute of Technology
Abstract
As the resolution of electrical ADCs gets limited at higher sampling rates due to sampling clock jitter, low-jitter mode-lock laser based photonic ADCs are starting to gain more attention. As well as low-jitter and high-linearity operation at very high speeds, photonic ADCs provide the opportunity to de-multiplex electrical signals to enable the parallel sampling of signals which increases the total sampling speed dramatically. However, even in photonic systems, a careful optimization between the degree of de-multiplexing, the optical non-linearities and receiver front-end noise has to be performed to enable resolution and sampling rate gains to materialize. Electrical components still constitute the bottleneck for a photonic ADC system. Photo-detector front-end, which is responsible for the current-voltage transformation of the samples, is one of the most critical components for the overall linearity, noise and jitter performance of photonic ADC systems. This work focuses on photo-detector front-ends and investigates the performance of several structures as well as evaluating the performance of photonic ADC systems depending on the amount of photo-detector current. Integrator and trans-impedance amplifier flavors of the front-end circuits are designed, implemented, simulated and laid out for 6 ENOB and 10 ENOB linearity and noise performance at 1GS/s. The circuits are implemented on 45 nm SOI process and integrated with on-chip photonic components which allow on-chip and off-chip ADC implementations.
Description
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2011.
Cataloged from PDF version of thesis.
Includes bibliographical references (p. 79-80).
Subjects
Electrical Engineering and Computer Science.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by
copyright. They may be viewed from this source for any purpose, but
reproduction or distribution in any format is prohibited without written
permission. See provided URL for inquiries about permission.
http://dspace.mit.edu/handle/1721.1/7582
Persistent DSpace Link
http://hdl.handle.net/1721.1/68510
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.