Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. MIT Open Access Articles
  3. MIT Open Access Articles
  4. Low-overhead hard real-time aware interconnect network router

Low-overhead hard real-time aware interconnect network router

Thumbnail Image
Download
Name

Devadas_Low-overhead.pdf

Size

259.43 KB

Format

Adobe PDF

Checksum (MD5)

faff4ba4dbd3a22957ed0f8d18df340e

Author(s)
Kinsy, Michel A.
•
Devadas, Srinivas
Date Issued
September 2014
Journal
Proceedings of the 2014 IEEE High Performance Extreme Computing Conference (HPEC)
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Kinsy, Michel A., and Srinivas Devadas. “Low-Overhead Hard Real-Time Aware Interconnect Network Router.” 2014 IEEE High Performance Extreme Computing Conference (HPEC) (September 2014).
Version
Author's final manuscript
Abstract
The increasing complexity of embedded systems is accelerating the use of multicore processors in these systems. This trend gives rise to new problems such as the sharing of on-chip network resources among hard real-time and normal best effort data traffic. We propose a network-on-chip router that provides predictable and deterministic communication latency for hard real-time data traffic while maintaining high concurrency and throughput for best-effort/general-purpose traffic with minimal hardware overhead. The proposed router requires less area than non-interfering networks, and provides better Quality of Service (QoS) in terms of predictability and determinism to hard real-time traffic than priority-based routers. We present a deadlock-free algorithm for decoupled routing of the two types of traffic. We compare the area and power estimates of three different router architectures with various QoS schemes using the IBM 45-nm SOI CMOS technology cell library. Performance evaluations are done using three realistic benchmark applications: a hybrid electric vehicle application, a utility grid connected photovoltaic converter system, and a variable speed induction motor drive application.
MIT Department
Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
Creative Commons Attribution-Noncommercial-Share Alike
http://creativecommons.org/licenses/by-nc-sa/4.0/
Persistent DSpace Link
http://hdl.handle.net/1721.1/100011
DOI of Published Version
https://doi.org/10.1109/HPEC.2014.7040976
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.