The CMS Data Acquisition - Architectures for the Phase-2 Upgrade
Name
Andre_2017_J._Phys.__Conf._Ser._898_032019.pdf
Description
Published version
Size
567.33 KB
Format
Adobe PDF
Checksum (MD5)
c950f5e9f84aa51fb505b68de2d711d2
Author(s)
Andre, J-M
Behrens, U
Branson, J
Brummer, P
Chaze, O
Cittolin, S
Contescu, C
Craigs, B G
Darlea, Georgiana-Lavinia
Deldicque, C
Date Issued
2017
Journal
Journal of Physics: Conference Series
Publisher
IOP Publishing
Citation
Andre, J-M et al. "The CMS Data Acquisition - Architectures for the Phase-2 Upgrade." Journal of Physics: Conference Series 898 (2017): 032019 © IOP Publishing
Version
Final published version
Abstract
The upgraded High Luminosity LHC, after the third Long Shutdown (LS3), will provide an instantaneous luminosity of 7.5 × 10 34 cm⁻² s⁻¹ (levelled), at the price of extreme pileup of up to 200 interactions per crossing. In LS3, the CMS Detector will also undergo a major upgrade to prepare for the phase-2 of the LHC physics program, starting around 2025. The upgraded detector will be read out at an unprecedented data rate of up to 50 Tb/s and an event rate of 750 kHz. Complete events will be analysed by software algorithms running on standard processing nodes, and selected events will be stored permanently at a rate of up to 10 kHz for offline processing and analysis. In this paper we discuss the baseline design of the DAQ and HLT systems for the phase-2, taking into account the projected evolution of high speed network fabrics for event building and distribution, and the anticipated performance of general purpose CPU. Implications on hardware and infrastructure requirements for the DAQ "data center" are analysed. Emerging technologies for data reduction are considered. Novel possible approaches to event building and online processing, inspired by trending developments in other areas of computing dealing with large masses of data, are also examined. We conclude by discussing the opportunities offered by reading out and processing parts of the detector, wherever the front-end electronics allows, at the machine clock rate (40 MHz). This idea presents interesting challenges and its physics potential should be studied.
MIT Department
Massachusetts Institute of Technology. Department of Physics
Massachusetts Institute of Technology. Laboratory for Nuclear Science
Massachusetts Institute of Technology. Department of Nuclear Science and Engineering
Terms of Use
Creative Commons Attribution 3.0 unported license
Persistent DSpace Link
DOI of Published Version
https://doi.org/10.1088/1742-6596/898/3/032019
