Prototyping a scalable massively-parallel supercomputer architecture with FPGAs
Name
49212325-MIT.pdf
Description
Full printable version
Size
5.35 MB
Format
Adobe PDF
Checksum (MD5)
d6910c61228d33f0f9762a3cd3b7df6f
Author(s)
Phillips, Michael P. (Michael Patrick), 1977-
Advisor(s)
Thomas F. Knight, Jr.
Alternative Title
Prototyping a scalable massively-parallel supercomputer architecture with field programmable gate arrays
Date Issued
2001
Publisher
Massachusetts Institute of Technology
Description
Thesis (M.Eng. and S.B.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2001.
Includes bibliographical references (p. 97-101).
Subjects
Electrical Engineering and Computer Science.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.
Persistent DSpace Link
