An optimized hardware architecture and communication protocol for scheduled communication
Name
37639534-MIT.pdf
Description
Full printable version
Size
12.52 MB
Format
Adobe PDF
Checksum (MD5)
a71b64e7d0f5d148eba7f3339dbf6b6d
Author(s)
Shoemaker, David R. (David Robert)
Advisor(s)
Stephen A. Ward.
Date Issued
1997
Publisher
Massachusetts Institute of Technology
Description
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997.
Includes bibliographical references (p. 173-177).
Subjects
Electrical Engineering and Computer Science
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by
copyright. They may be viewed from this source for any purpose, but
reproduction or distribution in any format is prohibited without written
permission. See provided URL for inquiries about permission.
copyright. They may be viewed from this source for any purpose, but
reproduction or distribution in any format is prohibited without written
permission. See provided URL for inquiries about permission.
Persistent DSpace Link
