The design of an efficient hardware subroutine protocol for FPGAs

Author(s)
Bauer, Trevor Joseph
Thumbnail
DownloadFull printable version (2.836Mb)
Advisor
Anant Agarwal.
Terms of use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582
Metadata
Show full item record
Description
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1994.
 
Includes bibliographical references (leaves 54-55).
 
Date issued
1994
URI
http://hdl.handle.net/1721.1/11983
Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Publisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering and Computer Science
Collections