Show simple item record

dc.contributor.advisorTakako Aikawa.en_US
dc.contributor.authorKimn, Alex(Alex H.)en_US
dc.contributor.otherMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Science.en_US
dc.date.accessioned2020-09-15T21:56:44Z
dc.date.available2020-09-15T21:56:44Z
dc.date.copyright2020en_US
dc.date.issued2020en_US
dc.identifier.urihttps://hdl.handle.net/1721.1/127416
dc.descriptionThesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, May, 2020en_US
dc.descriptionCataloged from the official PDF of thesis.en_US
dc.descriptionIncludes bibliographical references (pages 99-103).en_US
dc.description.abstractA lack of parallel training data is the greatest barrier to progress in developing models for grammatical error correction (GEC). This data scarcity issue is especially pronounced for Japanese GEC, where very few parallel error-correct corpora are publicly available. Thus, in this thesis, we propose a syntactic rule-based data synthesis framework designed to generate large parallel training corpora for Japanese GEC. This framework involves two components. The first is a set of syntactic rules that each characterize a common Japanese grammatical error and a corresponding correction by using syntactic information extracted from a small seed corpus. The second is a process for systematically generating error-correct sentence pairs by applying these syntactic rules to any arbitrary corpora of correct Japanese text. To test this framework, we train a standard neural machine translation (NMT) system for Japanese GEC on a training dataset that combines the publicly available Lang-8 corpus and our synthesized data. We evaluate this trained model on a novel parallel training corpus designed to mimic Japanese learners' writing in the classroom setting and compare it's performance to a similar model trained on the Lang-8 corpus alone. Using this comparison, we show that our synthesised data can significantly improve the performance of Japanese GEC systems.en_US
dc.description.statementofresponsibilityby Alex Kimn.en_US
dc.format.extent103 pagesen_US
dc.language.isoengen_US
dc.publisherMassachusetts Institute of Technologyen_US
dc.rightsMIT theses may be protected by copyright. Please reuse MIT thesis content according to the MIT Libraries Permissions Policy, which is available through the URL provided.en_US
dc.rights.urihttp://dspace.mit.edu/handle/1721.1/7582en_US
dc.subjectElectrical Engineering and Computer Science.en_US
dc.titleA syntactic rule-based framework for parallel data synthesis in Japanese GECen_US
dc.typeThesisen_US
dc.description.degreeM. Eng.en_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Scienceen_US
dc.identifier.oclc1192561491en_US
dc.description.collectionM.Eng. Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Scienceen_US
dspace.imported2020-09-15T21:56:44Zen_US
mit.thesis.degreeMasteren_US
mit.thesis.departmentEECSen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record