MIT Libraries logoDSpace@MIT

MIT
View Item 
  • DSpace@MIT Home
  • MIT Libraries
  • MIT Theses
  • Graduate Theses
  • View Item
  • DSpace@MIT Home
  • MIT Libraries
  • MIT Theses
  • Graduate Theses
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Using profiling to improve the performance of automatically parallelized programs

Author(s)
Nutile, Domenic Jeffrey.
Thumbnail
Download1192966905-MIT.pdf (440.2Kb)
Other Contributors
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science.
Advisor
Daniel Sanchez.
Terms of use
MIT theses may be protected by copyright. Please reuse MIT thesis content according to the MIT Libraries Permissions Policy, which is available through the URL provided. http://dspace.mit.edu/handle/1721.1/7582
Metadata
Show full item record
Abstract
Modern processors are reaching hundreds of cores, and the need for highly parallel programs is at an all-time high. Speculative execution is a promising approach to automatically parallelize sequential programs, but even the best speculative parallelizing compilers and hardware architectures fail to unlock all available parallelism on every program. These limitations are often caused by the structure of the original sequential program causing tasks to be unnecessarily dependent, limiting speedups. This thesis presents TProf, a system that dynamically profiles automatically parallelized sequential programs to find parallelism bottlenecks. Our implementation of TProf targets the T4 compiler on the Swarm architecture. T4 leverages Swarm's fine-grain speculation and high scalability to enable novel compiler parallelization techniques. TProf targets the programs created by T4, analyzing the execution of the generated task structures to identify key points of parallel contention at the LLVM intermediate representation level. TProf processes the collected information, relating performance bottlenecks to the source code which helps programmers quickly and easily decide how to enact transformations to unlock maximum parallelism.
Description
Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, May, 2020
 
Cataloged from the official PDF of thesis.
 
Includes bibliographical references (pages 37-39).
 
Date issued
2020
URI
https://hdl.handle.net/1721.1/127464
Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Publisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering and Computer Science.

Collections
  • Graduate Theses

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

Login

Statistics

OA StatisticsStatistics by CountryStatistics by Department
MIT Libraries
PrivacyPermissionsAccessibilityContact us
MIT
Content created by the MIT Libraries, CC BY-NC unless otherwise noted. Notify us about copyright concerns.