| dc.contributor.advisor | William E. Weihl. | en_US |
| dc.contributor.author | Dellarocas, Chrysanthos, 1967- | en_US |
| dc.date.accessioned | 2005-08-11T12:00:00Z | en_US |
| dc.date.available | 2005-08-11T12:00:00Z | en_US |
| dc.date.copyright | 1991 | en_US |
| dc.date.issued | 1991 | en_US |
| dc.identifier.uri | http://hdl.handle.net/1721.1/13945 | |
| dc.description | Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1991. | en_US |
| dc.description | Includes bibliographical references (leaves 94-97). | en_US |
| dc.description.statementofresponsibility | by Chrysanthos Nicholas Dellarocas. | en_US |
| dc.format.extent | 97 leaves | en_US |
| dc.format.extent | 8056821 bytes | |
| dc.format.extent | 8056581 bytes | |
| dc.format.mimetype | application/pdf | |
| dc.format.mimetype | application/pdf | |
| dc.language.iso | eng | en_US |
| dc.publisher | Massachusetts Institute of Technology | en_US |
| dc.rights | M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. | en_US |
| dc.rights.uri | http://dspace.mit.edu/handle/1721.1/7582 | |
| dc.subject | Electrical Engineering and Computer Science | en_US |
| dc.title | A high-performance retargetable simulator for parallel architectures | en_US |
| dc.type | Thesis | en_US |
| dc.description.degree | M.S. | en_US |
| dc.contributor.department | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science | |
| dc.identifier.oclc | 24993035 | en_US |