Show simple item record

dc.contributor.advisorKirtley Jr., James L.
dc.contributor.advisorLynch, William A.
dc.contributor.authorNegm, Mostafa H.
dc.date.accessioned2022-02-07T15:25:16Z
dc.date.available2022-02-07T15:25:16Z
dc.date.issued2021-09
dc.date.submitted2021-11-03T19:25:25.163Z
dc.identifier.urihttps://hdl.handle.net/1721.1/140121
dc.description.abstractBatteries are becoming increasingly important in a variety of applications, including electric vehicles and ships as well as load matching in electric grids. Cell voltage balancers are critical to extracting maximal performance out of batteries and to extending their lifespan. Charge pump balancers can quickly and efficiently shuttle charge across battery cells to equalize voltages. Component selection of MOSFETs and capacitors is vital in optimizing for performance, cost, and volume. This thesis presents experimental and PSpice simulation data from several capacitor-based charge pump configurations designed for cell voltage balancing. At 0.4 V cell differential, the peak balance current of the 2S balancer was over 9.9 A. At 0.8 V cell differential, the peak balance current of the 4S balancer was over 14.6 A. Ultimately, these charge pumps can be combined to construct a high-current and multilevel cell voltage balancer efficient across a wide range of voltages.
dc.publisherMassachusetts Institute of Technology
dc.rightsIn Copyright - Educational Use Permitted
dc.rightsCopyright MIT
dc.rights.urihttp://rightsstatements.org/page/InC-EDU/1.0/
dc.titleCurrent Shuttling Cell Voltage Balancers: Design, Evaluation, and Simulation
dc.typeThesis
dc.description.degreeM.Eng.
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
mit.thesis.degreeMaster
thesis.degree.nameMaster of Engineering in Electrical Engineering and Computer Science


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record