Optimization of the merged transistor logic gate.

Author(s)
Kling, Gary William.
Thumbnail
Download24352054-MIT.pdf (17.68Mb)
Terms of use
MIT theses may be protected by copyright. Please reuse MIT thesis content according to the MIT Libraries Permissions Policy, which is available through the URL provided. http://dspace.mit.edu/handle/1721.1/7582
Metadata
Show full item record
Description
Thesis: M.S., Massachusetts Institute of Technology, Department of Electrical Engineering, 1973
 
Includes bibliographical references.
 
Date issued
1973
URI
https://hdl.handle.net/1721.1/151780
Department
Massachusetts Institute of Technology. Department of Electrical Engineering
Publisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering
Collections