Show simple item record

dc.contributorChiu, Angela Lan.en_US
dc.contributorGallager, Robert G.en_US
dc.contributorMassachusetts Institute of Technology. Laboratory for Information and Decision Systems.en_US
dc.date.accessioned2003-04-29T15:41:55Z
dc.date.available2003-04-29T15:41:55Z
dc.date.issued1996en_US
dc.identifier.urihttp://hdl.handle.net/1721.1/3418
dc.descriptionCaption title.en_US
dc.descriptionIncludes bibliographical references (p. 31-32).en_US
dc.description.sponsorshipSupported by ARPA. MDA972-92-J-1038en_US
dc.description.statementofresponsibilityAngela L. Chiu, Robert G. Gallager.en_US
dc.format.extent35 p.en_US
dc.format.extent1740790 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoengen_US
dc.publisherMassachusetts Institute of Technology, Laboratory for Information and Decision Systemsen_US
dc.relation.ispartofseriesLIDS-P ; 2321en_US
dc.subject.lccTK7855.M41 E3845 no.2321en_US
dc.titleFull utilization, fairness and bounded access delay on high speed bus networksen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record