Global partitioning of parallel loops and data arrays for caches and distributed memory in multiprocessors
Author(s)
Barua, Rajeev K. (Rajeev Kumar)
DownloadFull printable version (2.154Mb)
Advisor
A. Agarwal.
Terms of use
Metadata
Show full item recordDescription
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1994. Includes bibliographical references (p. 49-50).
Date issued
1994Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer SciencePublisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering and Computer Science