MIT Libraries homeMIT Libraries logoDSpace@MIT

MIT
View Item 
  • DSpace@MIT Home
  • MIT Libraries
  • MIT Theses
  • Theses - Dept. of Electrical Engineering and Computer Sciences
  • Electrical Engineering and Computer Sciences - Master's degree
  • View Item
  • DSpace@MIT Home
  • MIT Libraries
  • MIT Theses
  • Theses - Dept. of Electrical Engineering and Computer Sciences
  • Electrical Engineering and Computer Sciences - Master's degree
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A low-power, high-bandwidth LDO voltage regulator with no external capacitor

Author(s)
Ha, Miranda J. (Miranda Joy)
Thumbnail
DownloadFull printable version (1.830Mb)
Alternative title
Low-power, high-bandwidth low-dropout voltage regulator with no external capacitor
Other Contributors
Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science.
Advisor
Matt Rowley and Joel L. Dawson.
Terms of use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582
Metadata
Show full item record
Abstract
A low-dropout (LDO) voltage regulator for low-power applications is designed without an external capacitor for compensation. The regulator has two stages, the first a folded cascode amplifier and the second a large pass transistor acting as a common-source amplifier. To better explore the tradeoff between bandwidth and power supply rejection, transistor dimensions are modified to support three different bias current levels for the same topology. Tradeoffs involving phase margin and load capacitance are also explored. In simulation, the regulator provided an output of 1.3 V from an unregulated 1.8 V supply, using a 0.75 V reference. By exploiting the tradeoffs between PSRR, bandwidth, and power consumption, a PSRR between 40-60 dB is achieved with a bandwidth between 10 kHz-350 kHz while burning no more than 150 pA of current. The output voltage is stable for load currents between 18-174 mA.
Description
This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections.
 
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008.
 
Includes bibliographical references (p. 38).
 
Date issued
2008
URI
http://hdl.handle.net/1721.1/45647
Department
Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science.
Publisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering and Computer Science.

Collections
  • Electrical Engineering and Computer Sciences - Master's degree
  • Electrical Engineering and Computer Sciences - Master's degree

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

Login

Statistics

OA StatisticsStatistics by CountryStatistics by Department
MIT Libraries homeMIT Libraries logo

Find us on

Twitter Facebook Instagram YouTube RSS

MIT Libraries navigation

SearchHours & locationsBorrow & requestResearch supportAbout us
PrivacyPermissionsAccessibility
MIT
Massachusetts Institute of Technology
Content created by the MIT Libraries, CC BY-NC unless otherwise noted. Notify us about copyright concerns.