Now showing items 1-1 of 1
Designing Energy-Efficient Low-Diameter On-chip Networks with Equalized Interconnects
(Institute of Electrical and Electronics Engineers, 2009-09)
In a power and area constrained multicore system, the on-chip communication network needs to be carefully designed to maximize the system performance and programmer productivity while minimizing energy and area. In this ...