A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS
Author(s)Kim, Byeong-Su; Liu, Yong; Dickson, Timothy O.; Bulzacchelli, John F.; Friedman, Daniel J.
MetadataShow full item record
A compact and power-efficient serial I/O targeting dense silicon carrier interconnects is reported. Based on expected channel characteristics, the proposed I/O features low-impedance transmitter termination, high-impedance receiver termination, and a receiver with modified DFE with IIR filter feedback (DFE-IIR). The DFE-IIR receiver uses a single additional IIR filter feedback tap to compensate many post cursors without paying the power and area penalty that would be incurred with a conventional high tap-count DFE. Equalization capabilities of the compact I/O at 10 Gb/s are demonstrated over various channels including conventional chip-to-chip and backplane links with half-baud losses of up to 27 dB. Finally, a transmitter-receiver pair operating over a 40-mm on-chip emulated silicon carrier channel was demonstrated to 8.9 Gb/s, at a link power efficiency of 1.9 mW/Gb/s.
DepartmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
IEEE Journal of Solid-State Circuits
Institute of Electrical and Electronics Engineers
Byungsub Kim et al. “A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS.” Solid-State Circuits, IEEE Journal of 44.12 (2009): 3526-3538. © 2009 Institute of Electrical and Electronics Engineers
Final published version
INSPEC Accession Number: 11020424
backplane channel communication, chip-to-chip communication, compact I/O, continuous-time IIR filter, decision feedback equalizer, serial link, silicon carrier links