Show simple item record

dc.contributor.advisorAnantha P. Chandrakasan.en_US
dc.contributor.authorRithe, Rahul (Rahulkumar Jagdish)en_US
dc.contributor.otherMassachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science.en_US
dc.date.accessioned2010-12-06T17:34:59Z
dc.date.available2010-12-06T17:34:59Z
dc.date.copyright2010en_US
dc.date.issued2010en_US
dc.identifier.urihttp://hdl.handle.net/1721.1/60184
dc.descriptionThesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2010.en_US
dc.descriptionIncludes bibliographical references (p. [101]-103).en_US
dc.description.abstractStatistical process variations have long been an important design issue. But until recently, process variations have been global process variations, i.e., transistor parameters may vary from die to die but are constant within a die. With transistor geometries shrinking below 65nm, however, a new kind of statistical variation, known as Local or Intra-die variation, has become important for logic and memory. Local variations are primarily the result of variations in the number of dopant atoms in the channel of CMOS transistors. To achieve ultra-low power, ICs are being designed for VDD </- 0.5V. At these voltages, the stochastic delay resulting from local variations has standard deviation comparable to the nominal delay. In order to predict the statistical impact of local variations on circuit performance, it is necessary to develop the statistical models that accurately reflect local variations and to develop a computationally efficient algorithm for performing SSTA using these models. At low voltage (VDD </- 0.5V), circuit delay is a non-linear function of the transistor random variables. This greatly complicates the statistical analysis because the PDF of the circuit delay is non-Gaussian. Most of the current SSTA approaches that can handle non-Gaussian PDFs, have high computational complexities. In this work, a complete SSTA design methodology for local variations in logic timing at low voltage operation is presented. The approach can handle non-linear delays with non-Gaussian delay PDFs in a computationally efficient manner. The approach has been implemented using commercial CAD tools and integrated into commercially used IC design flow. Comparison with Monte-Carlo analysis demonstrates high accuracy of the approach.en_US
dc.description.statementofresponsibilityby Rahul Rithe.en_US
dc.format.extent103 p.en_US
dc.language.isoengen_US
dc.publisherMassachusetts Institute of Technologyen_US
dc.rightsM.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.en_US
dc.rights.urihttp://dspace.mit.edu/handle/1721.1/7582en_US
dc.subjectElectrical Engineering and Computer Science.en_US
dc.titleSSTA design methodology for low voltage operationen_US
dc.title.alternativeStatistical static timing analysis design methodology for low voltage operationen_US
dc.typeThesisen_US
dc.description.degreeS.M.en_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
dc.identifier.oclc681914679en_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record