dc.contributor.author | Sun, Jian | |
dc.contributor.author | Giuliano, David Michael | |
dc.contributor.author | Devarajan, Siddharth | |
dc.contributor.author | Lu, Jian-Qiang | |
dc.contributor.author | Chow, T. Paul | |
dc.contributor.author | Gutmann, Ronald J. | |
dc.date.accessioned | 2011-02-28T17:40:54Z | |
dc.date.available | 2011-02-28T17:40:54Z | |
dc.date.issued | 2009-02 | |
dc.date.submitted | 2007-09 | |
dc.identifier.issn | 1063-8210 | |
dc.identifier.other | INSPEC Accession Number: 10518982 | |
dc.identifier.uri | http://hdl.handle.net/1721.1/61350 | |
dc.description.abstract | A fully monolithic interleaved buck dc-dc point-of-load (PoL) converter has been designed and fabricated in a 0.18-mm SiGe BiCMOS process. Target application of the design is 3-D power delivery for future microprocessors, in which the PoL converter will be vertically integrated with the processor using wafer-level 3-D interconnect technologies. Advantages of 3-D power delivery over conventional discrete voltage regulator modules (VRMs) are discussed. The prototype design, using two interleaved buck converter cells each operating at 200 MHz switching frequency and delivering 500 mA output current, is discussed with a focus on the converter power stage and control loop to highlight the tradeoffs unique to such high-frequency, monolithic designs. Measured steady-state and dynamic responses of the fabricated prototype are presented to demonstrate the ability of such monolithic converters to meet the power delivery requirements of future processors. | en_US |
dc.description.sponsorship | Interconnect Focus Center (United States. Defense Advanced Research Projects Agency and Semiconductor Research Corporation) | en_US |
dc.language.iso | en_US | |
dc.publisher | Institute of Electrical and Electronics Engineers | en_US |
dc.relation.isversionof | http://dx.doi.org/10.1109/TVLSI.2008.2005312 | en_US |
dc.rights | Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use. | en_US |
dc.source | IEEE | en_US |
dc.title | Fully monolithic cellular buck converter design for 3-D power delivery | en_US |
dc.type | Article | en_US |
dc.identifier.citation | Jian Sun; Giuliano, D.; Devarajan, S.; Jian-Qiang Lu; Chow, T.P.; Gutmann, R.J.; , "Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.17, no.3, pp.447-451, March 2009. © Copyright 2009 IEEE | en_US |
dc.contributor.department | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science | en_US |
dc.contributor.approver | Giuliano, David Michael | |
dc.contributor.mitauthor | Giuliano, David Michael | |
dc.relation.journal | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | en_US |
dc.eprint.version | Final published version | en_US |
dc.type.uri | http://purl.org/eprint/type/ConferencePaper | en_US |
dspace.orderedauthors | Jian Sun; Giuliano, D.; Devarajan, S.; Jian-Qiang Lu, S.; Chow, T.P.; Gutmann, R.J. | en |
mit.license | PUBLISHER_POLICY | en_US |
mit.metadata.status | Complete | |