A design flow based on modular refinement
Author(s)
Dave, Nirav H.; Ng, Man Cheuk; Pellauer, Michael; Mithal, Arvind
DownloadArvind-A Design Flow.pdf (309.5Kb)
PUBLISHER_POLICY
Publisher Policy
Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Terms of use
Metadata
Show full item recordAbstract
We propose a practical methodology based on modular refinement to design complex systems. The methodology relies on modules with latency-insensitive interfaces so that the refinements can change the timing contract of a module without affecting the overall functional correctness of the system. Such refinements can exacerbate the unit testing problem for modules whose specifications admit a set of output behaviors for the same input (non-determinism), or modules whose input behavior may be affected by past outputs (feedback). We avoid the difficult problem of generating appropriate unit tests for such modules by using system-level tests as unit tests to verify the correctness of refined modules. We illustrate our methodology by showing how one might develop a microprocessor with an in-order pipeline. We then develop a superscalar pipeline using the in-order pipeline as the starting point. Our methodology leverages the effort of design exploration to reduce the effort of specifying interface contracts and unit testing.
Date issued
2010-07Department
Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory; Massachusetts Institute of Technology. Department of Electrical Engineering and Computer ScienceJournal
Proceedings of the 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010)
Publisher
Institute of Electrical and Electronics Engineers
Citation
Dave, Nirav et al. “A Design Flow Based on Modular Refinement.” in Proceedings of the 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), 26-28 July 2010, Grenoble, Switzerland. IEEE, 2010. 11–20. Web. ©2010 IEEE.
Version: Final published version
Other identifiers
INSPEC Accession Number: 11499847
ISBN
978-1-4244-7885-9
978-1-4244-7886-6
ISSN
1936-9492