Show simple item record

dc.contributor.advisorSaman Amarasinghe.en_US
dc.contributor.authorSheldon, Jeffrey W. (Jeffrey William), 1978-en_US
dc.contributor.otherMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Science.en_US
dc.date.accessioned2014-05-07T17:09:49Z
dc.date.available2014-05-07T17:09:49Z
dc.date.copyright2001en_US
dc.date.issued2001en_US
dc.identifier.urihttp://hdl.handle.net/1721.1/86849
dc.descriptionThesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2001.en_US
dc.descriptionIncludes bibliographical references (leaves 53-54).en_US
dc.description.statementofresponsibilityby Jeffrey W. Sheldon.en_US
dc.format.extent54 leavesen_US
dc.language.isoengen_US
dc.publisherMassachusetts Institute of Technologyen_US
dc.rightsM.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.en_US
dc.rights.urihttp://dspace.mit.edu/handle/1721.1/7582en_US
dc.subjectElectrical Engineering and Computer Science.en_US
dc.titleStrength reduction of integer division and modulo operationsen_US
dc.title.alternativeStrength reduction of integer division and module operationsen_US
dc.typeThesisen_US
dc.description.degreeM.Eng.en_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
dc.identifier.oclc51627565en_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record