Reduction of process monitoring in semiconductor chip manufacturing
Author(s)
Amar, Ajay, 1964-![Thumbnail](/bitstream/handle/1721.1/9742/42757374-MIT.pdf.jpg?sequence=5&isAllowed=y)
DownloadFull printable version (2.529Mb)
Advisor
Arnold Barnett and Duane Boning.
Terms of use
Metadata
Show full item recordAbstract
This thesis concerns in-line inspection scheduling policies in semiconductor chip manufacturing. Intel uses extensive monitoring (inspections) in the manufacturing process. While the inspections help safeguard process stability and boost manufacturing yield, they also account for a substantial fraction of the company's variable manufacturing costs. Intel is under pressure to cut inspections as a means of lowering these costs, and is currently pursuing an aggressive reduction policy. This thesis examines the risks and benefits of inspection reduction, and identifies competing considerations that affect the decision of how much inspection is appropriate. It proposes a decision algorithm to evaluate current inspection levels and determine the optimal frequency of inspections.
Description
Thesis (M.B.A.)--Massachusetts Institute of Technology, Sloan School of Management; and (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1999. Includes bibliographical references (leaf 40).
Date issued
1999Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science; Sloan School of ManagementPublisher
Massachusetts Institute of Technology
Keywords
Sloan School of Management, Electrical Engineering and Computer Science