2026-09-18T22:55:20Zhttps://dspace.mit.edu/server/oai/request

oai:dspace.mit.edu:1721.1/1059882026-06-06T00:55:26Zcom_1721.1_7582com_1721.1_7581col_1721.1_131023

Gerald Jay Sussman. Gordonson, Joshua Michael Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science 2016-12-22T15:17:36Z 2016-12-22T15:17:36Z 2015 2015 http://hdl.handle.net/1721.1/105988 965796157 Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2015. This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections. Cataloged from student-submitted PDF version of thesis. The hands-on side of electrical engineering is still taught using solderless breadboards. To lower the learning curve and improve the utility of solderless breadboards, I have designed and implemented a prototype that draws schematic diagrams of passive circuits that are built on a breadboard. The system reverse engineers circuits by means of a network sensing algorithm, which iteratively grounds and excites nodes with voltage sources, and subsequently measures the resulting currents and voltages in the network. Both a software simulation and a hardware implementation were built to test the network sensing algorithm. The sofware system is capable of reverse-engineering arbitrarily sized RLC networks with some caveats regarding high-q parallel RLC networks. The hardware system is able to accurately detect resistive and capacitive networks with eight nodes, though current hardware limitations significantly reduce the precision of measurment. The performance of the hardware system was analyzed and solutions to many of the measurement issues were found. A technique for surface-mount soldering breadboards to PCBs is presented in this thesis. by Joshua Michael Gordonson. M.Eng. 63 pages eng Massachusetts Institute of Technology M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 Electrical Engineering and Computer Science. Reverse-engineering RLC networks with in-circuit measurement Thesis application/pdf false Publication unknown unknown <Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="aac7125d-50a5-43b3-90c7-c6a01495b754"> <Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type> <Language>eng</Language> <Title>Reverse-engineering RLC networks with in-circuit measurement</Title> <PublishedIn> <Publication> </Publication> </PublishedIn> <PublicationDate>2015</PublicationDate> <Authors> <Author> <DisplayName>Gordonson, Joshua Michael</DisplayName> <Affiliation> <OrgUnit> </OrgUnit> </Affiliation> </Author> </Authors> <Editors> </Editors> <Publishers> <Publisher> <DisplayName>Massachusetts Institute of Technology</DisplayName> <OrgUnit /> </Publisher> </Publishers> <License>http://dspace.mit.edu/handle/1721.1/7582</License> <Keyword>Electrical Engineering and Computer Science.</Keyword> <Abstract>The hands-on side of electrical engineering is still taught using solderless breadboards. To lower the learning curve and improve the utility of solderless breadboards, I have designed and implemented a prototype that draws schematic diagrams of passive circuits that are built on a breadboard. The system reverse engineers circuits by means of a network sensing algorithm, which iteratively grounds and excites nodes with voltage sources, and subsequently measures the resulting currents and voltages in the network. Both a software simulation and a hardware implementation were built to test the network sensing algorithm. The sofware system is capable of reverse-engineering arbitrarily sized RLC networks with some caveats regarding high-q parallel RLC networks. The hardware system is able to accurately detect resistive and capacitive networks with eight nodes, though current hardware limitations significantly reduce the precision of measurment. The performance of the hardware system was analyzed and solutions to many of the measurement issues were found. A technique for surface-mount soldering breadboards to PCBs is presented in this thesis.</Abstract> <Access xmlns="http://purl.org/coar/access_right" > </Access> </Publication>