2026-09-19T05:39:51Zhttps://dspace.mit.edu/server/oai/requestoai:dspace.mit.edu:1721.1/1139632023-07-06T16:04:35Zcom_1721.1_7582com_1721.1_7581col_1721.1_131023
Ruonan Han.
Zhang, Guo (Electrical and computer science engineer) Massachusetts Institute of Technology
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science.
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
2018-03-02T22:20:48Z
2018-03-02T22:20:48Z
2017
2017
http://hdl.handle.net/1721.1/113963
1023498531
Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2017.
Cataloged from PDF version of thesis.
Includes bibliographical references (pages 47-49).
The topic covered by this thesis is the project of designing a terahertz imager chip on nowadays commercialized mature silicon platform. In the project, we developed the design method of a multi-functional heterodyne pixel and a scalable array architecture. The pixel is a compact electromagnetic structure simultaneously performs voltage-controlled 140 GHz local oscillation, 280-GHz-signal receiving, sub-harmonic mixing, and intermediate frequency (IF) signal extraction. Each pixel consumes 10 mW power and achieves a sensitivity of 2.9 pW in simulation. The local oscillator (LO) of the pixel is phase coupled with its neighbors; the whole oscillator array is then stabilized by an on-chip THz phase-locked loop. This architecture gives excellent array scalability. First, the LO power is evenly distributed and does not degrade in a larger array scale as a normal centralized array does. Second, the phase noise of the coupled LO network improves linearly with the array size. The simulated phase noise at 1-MHz frequency offset is -90 dBc/Hz for an 8 x 8 array and -101 dBc/Hz for a 32 x 32 array. This chip is capable of digital beam steering, too. The first version of the chip prototype with a 10 x 10 array is fabricated using a 130-nm SiGe BiCMOS process and tested.
by Guo Zhang.
S.M.
49 pages
eng
Massachusetts Institute of Technology
MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission.
http://dspace.mit.edu/handle/1721.1/7582
Electrical Engineering and Computer Science.
Terahertz beam-steering imager using a scalable 2D-coupled architecture and multi- functional heterodyne pixels
Thesis
application/pdf
false
Publication
unknown
unknown
<Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="2f48a5fa-034a-47ec-9811-9bda8a220641">
<Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type>
<Language>eng</Language>
<Title>Terahertz beam-steering imager using a scalable 2D-coupled architecture and multi- functional heterodyne pixels</Title>
<PublishedIn>
<Publication>
</Publication>
</PublishedIn>
<PublicationDate>2017</PublicationDate>
<Authors>
<Author>
<DisplayName>Zhang, Guo (Electrical and computer science engineer) Massachusetts Institute of Technology</DisplayName>
<Affiliation>
<OrgUnit>
</OrgUnit>
</Affiliation>
</Author>
</Authors>
<Editors>
</Editors>
<Publishers>
<Publisher>
<DisplayName>Massachusetts Institute of Technology</DisplayName>
<OrgUnit />
</Publisher>
</Publishers>
<License>http://dspace.mit.edu/handle/1721.1/7582</License>
<Keyword>Electrical Engineering and Computer Science.</Keyword>
<Abstract>The topic covered by this thesis is the project of designing a terahertz imager chip on nowadays commercialized mature silicon platform. In the project, we developed the design method of a multi-functional heterodyne pixel and a scalable array architecture. The pixel is a compact electromagnetic structure simultaneously performs voltage-controlled 140 GHz local oscillation, 280-GHz-signal receiving, sub-harmonic mixing, and intermediate frequency (IF) signal extraction. Each pixel consumes 10 mW power and achieves a sensitivity of 2.9 pW in simulation. The local oscillator (LO) of the pixel is phase coupled with its neighbors; the whole oscillator array is then stabilized by an on-chip THz phase-locked loop. This architecture gives excellent array scalability. First, the LO power is evenly distributed and does not degrade in a larger array scale as a normal centralized array does. Second, the phase noise of the coupled LO network improves linearly with the array size. The simulated phase noise at 1-MHz frequency offset is -90 dBc/Hz for an 8 x 8 array and -101 dBc/Hz for a 32 x 32 array. This chip is capable of digital beam steering, too. The first version of the chip prototype with a 10 x 10 array is fabricated using a 130-nm SiGe BiCMOS process and tested.</Abstract>
<Access xmlns="http://purl.org/coar/access_right"
>
</Access>
</Publication>