2026-09-20T09:42:42Zhttps://dspace.mit.edu/server/oai/request

oai:dspace.mit.edu:1721.1/1139732021-07-05T14:03:20Zcom_1721.1_7582com_1721.1_7581col_1721.1_131023

Ruonan Han. Hu, Zhi, Ph. D. Massachusetts Institute of Technology Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science 2018-03-02T22:21:15Z 2018-03-02T22:21:15Z 2017 2017 http://hdl.handle.net/1721.1/113973 1023627601 Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2017. Cataloged from PDF version of thesis. Includes bibliographical references (pages 77-80). In this thesis, two chip designs using the scalable array architecture are introduced. Firstly, we introduce a scalable architecture of coherent harmonic oscillator array for high-power and collimated radiation beam at mid-THz band. The array is 2D-coupled, and each element achieves these functions: (i) maximize oscillation at fundamental frequency fo= 2 50 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel near-field radiation of fo, 2fo and 3fo, and (iv) efficiently radiate at 4fo and combine power in free space. The resultant compact design fits into the optimal radiator pitch of [lambda]/2 (half wavelength) for side-lobe suppression and enables high density implementation of THz arrays. An array prototype of 42 coherent radiators, or 91 resonant antennas, at 1 THz is also presented using IHP S13G2 130-nm SiGe process. The chip occupies 1-mm 2 area and consumes 1.1 W of DC power. The measured total radiated power and effective isotropically-radiated power (EIRP) are 80 pW and 13 dBm, respectively. Secondly, we introduce a scalable architecture of coherent receiver array for beam-steerable imaging. The array is also 2D-coupled, and each element achieves theses functions: (i) maximize oscillation at fo=120 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel radiation of fo and 2fo; and (iv) receive and down-convert RF signal near 2fo=240 GHz and output baseband signal for digital beam-forming. Chip is fabricated using TSMC 65nm LP CMOS technology. by Zhi Hu. S.M. 80 pages eng Massachusetts Institute of Technology MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission. http://dspace.mit.edu/handle/1721.1/7582 Electrical Engineering and Computer Science Scalable design of high-performance on-chip Terahertz source and imager Thesis application/pdf false Publication unknown unknown <Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="c4109953-35e3-4f4e-9f60-0871581e68c8"> <Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type> <Language>eng</Language> <Title>Scalable design of high-performance on-chip Terahertz source and imager</Title> <PublishedIn> <Publication> </Publication> </PublishedIn> <PublicationDate>2017</PublicationDate> <Authors> <Author> <DisplayName>Hu, Zhi, Ph. D. Massachusetts Institute of Technology</DisplayName> <Affiliation> <OrgUnit> </OrgUnit> </Affiliation> </Author> </Authors> <Editors> </Editors> <Publishers> <Publisher> <DisplayName>Massachusetts Institute of Technology</DisplayName> <OrgUnit /> </Publisher> </Publishers> <License>http://dspace.mit.edu/handle/1721.1/7582</License> <Keyword>Electrical Engineering and Computer Science</Keyword> <Abstract>In this thesis, two chip designs using the scalable array architecture are introduced. Firstly, we introduce a scalable architecture of coherent harmonic oscillator array for high-power and collimated radiation beam at mid-THz band. The array is 2D-coupled, and each element achieves these functions: (i) maximize oscillation at fundamental frequency fo= 2 50 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel near-field radiation of fo, 2fo and 3fo, and (iv) efficiently radiate at 4fo and combine power in free space. The resultant compact design fits into the optimal radiator pitch of [lambda]/2 (half wavelength) for side-lobe suppression and enables high density implementation of THz arrays. An array prototype of 42 coherent radiators, or 91 resonant antennas, at 1 THz is also presented using IHP S13G2 130-nm SiGe process. The chip occupies 1-mm 2 area and consumes 1.1 W of DC power. The measured total radiated power and effective isotropically-radiated power (EIRP) are 80 pW and 13 dBm, respectively. Secondly, we introduce a scalable architecture of coherent receiver array for beam-steerable imaging. The array is also 2D-coupled, and each element achieves theses functions: (i) maximize oscillation at fo=120 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel radiation of fo and 2fo; and (iv) receive and down-convert RF signal near 2fo=240 GHz and output baseband signal for digital beam-forming. Chip is fabricated using TSMC 65nm LP CMOS technology.</Abstract> <Access xmlns="http://purl.org/coar/access_right" > </Access> </Publication>