2026-09-20T01:14:55Zhttps://dspace.mit.edu/server/oai/requestoai:dspace.mit.edu:1721.1/1240972026-06-17T14:42:45Zcom_1721.1_7582com_1721.1_7581col_1721.1_131022
Hae-Seung Lee.
Yang, Xi,Ph. D.Massachusetts Institute of Technology.
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science.
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
2020-03-09T18:53:23Z
2020-03-09T18:53:23Z
2019
2019
https://hdl.handle.net/1721.1/124097
1142634120
Thesis: Ph. D., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2019
Cataloged from PDF version of thesis.
Includes bibliographical references (pages 107-116).
High-speed medium-resolution flash analog-to-digital converters (ADCs) are in high demand in today's wireless and wireline systems. Conventional flash ADCs suffer from limited resolution and high power consumption. This thesis investigates time-based techniques that enhance the performance of a flash ADC at giga-sample-per-second (GS/s) sampling rate. Two major design challenges are addressed in this thesis. The first challenge is the ever-growing comparator offset with the scaling of CMOS technology. Conventional offset calibration methods utilize digitally-controlled capacitor banks or an additional input pair. The disadvantages include slower speed due to the added parasitic capacitance or higher input referred noise due to the extra input transistors. In this thesis, we propose an offset calibration method based on timing skew. The proposed method does not add any extra load to the comparator, avoiding the penalties of conventional methods. The second challenge is the exponentially growing number of comparators with resolution. This thesis proposes a time-based 4x interpolation technique that utilizes the timing information from adjacent comparators to resolve two extra bits of resolution without adding comparators. The number of comparators is reduced to 1/4 of a conventional flash ADC, and calibration capability is provided to achieve an 8-bit accuracy. Both techniques are demonstrated on a prototype flash ADC chip that measures state-of-the-art performances.
by Xi Yang.
Ph.D.
Ph.D. Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science
116 pages
eng
Massachusetts Institute of Technology
MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission.
http://dspace.mit.edu/handle/1721.1/7582
Electrical Engineering and Computer Science.
Flash analog-to-digital converters with time-based techniques
Thesis
application/pdf
2020-03-09T18:53:21Z
Publication
Doctoral
EECS
unknown
unknown
<Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="6d471cf7-65cc-4e46-a254-f4e44be2e84f">
<Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type>
<Language>eng</Language>
<Title>Flash analog-to-digital converters with time-based techniques</Title>
<PublishedIn>
<Publication>
</Publication>
</PublishedIn>
<PublicationDate>2019</PublicationDate>
<Authors>
<Author>
<DisplayName>Yang, Xi,Ph. D.Massachusetts Institute of Technology.</DisplayName>
<Affiliation>
<OrgUnit>
</OrgUnit>
</Affiliation>
</Author>
</Authors>
<Editors>
</Editors>
<Publishers>
<Publisher>
<DisplayName>Massachusetts Institute of Technology</DisplayName>
<OrgUnit />
</Publisher>
</Publishers>
<License>http://dspace.mit.edu/handle/1721.1/7582</License>
<Keyword>Electrical Engineering and Computer Science.</Keyword>
<Abstract>High-speed medium-resolution flash analog-to-digital converters (ADCs) are in high demand in today's wireless and wireline systems. Conventional flash ADCs suffer from limited resolution and high power consumption. This thesis investigates time-based techniques that enhance the performance of a flash ADC at giga-sample-per-second (GS/s) sampling rate. Two major design challenges are addressed in this thesis. The first challenge is the ever-growing comparator offset with the scaling of CMOS technology. Conventional offset calibration methods utilize digitally-controlled capacitor banks or an additional input pair. The disadvantages include slower speed due to the added parasitic capacitance or higher input referred noise due to the extra input transistors. In this thesis, we propose an offset calibration method based on timing skew. The proposed method does not add any extra load to the comparator, avoiding the penalties of conventional methods. The second challenge is the exponentially growing number of comparators with resolution. This thesis proposes a time-based 4x interpolation technique that utilizes the timing information from adjacent comparators to resolve two extra bits of resolution without adding comparators. The number of comparators is reduced to 1/4 of a conventional flash ADC, and calibration capability is provided to achieve an 8-bit accuracy. Both techniques are demonstrated on a prototype flash ADC chip that measures state-of-the-art performances.</Abstract>
<Access xmlns="http://purl.org/coar/access_right"
>
</Access>
</Publication>