2026-09-19T09:08:14Zhttps://dspace.mit.edu/server/oai/request

oai:dspace.mit.edu:1721.1/1298602026-06-06T00:55:08Zcom_1721.1_7582com_1721.1_7581col_1721.1_131023

Jacob White and Taylor Hogan. Zumbo, Zachary J. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science 2021-02-19T20:25:04Z 2021-02-19T20:25:04Z 2020 2020 https://hdl.handle.net/1721.1/129860 1237567722 Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2020 Cataloged from student-submitted PDF of thesis. Includes bibliographical references (page 28). To meet increased demand and higher PCB design expectations, research engineers have been tasked to develop models to automate PCB placement and routing procedures using machine learning and artificial intelligence techniques. Since placement and routing are still tedious manual processes which limit the design search space, these techniques allow engineers to quickly investigate better solutions. The Move37 team within Cadence Design Systems found via placement to be a crucial problem to be solved and integrated into their OrbitIO platform. We evaluated multiple non-gradient-based optimization strategies and compiled data of their performance. From these tests, a genetic algorithm-based strategy was sought due to its fast convergence and the ability to substitute cost functions. In this study, we converted the via placement problem to a simpler layer assignment problem by enforcing the location of vias and pins to be the same. We then determined an optimal layer assignment given a set of flylines, i.e. logical connections, using a genetic optimization library called DEAP. We coined this genetic optimization approach to via strategy GO VIA. by Zachary J. Zumbo. M.Eng. M.Eng. Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science 29 pages eng Massachusetts Institute of Technology MIT theses may be protected by copyright. Please reuse MIT thesis content according to the MIT Libraries Permissions Policy, which is available through the URL provided. http://dspace.mit.edu/handle/1721.1/7582 Electrical Engineering and Computer Science. Genetic optimization applied to via and route strategy Thesis application/pdf 2021-02-19T20:24:34Z Publication Master EECS unknown unknown <Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="905fb640-81ec-499b-bbba-56726223de62"> <Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type> <Language>eng</Language> <Title>Genetic optimization applied to via and route strategy</Title> <PublishedIn> <Publication> </Publication> </PublishedIn> <PublicationDate>2020</PublicationDate> <Authors> <Author> <DisplayName>Zumbo, Zachary J.</DisplayName> <Affiliation> <OrgUnit> </OrgUnit> </Affiliation> </Author> </Authors> <Editors> </Editors> <Publishers> <Publisher> <DisplayName>Massachusetts Institute of Technology</DisplayName> <OrgUnit /> </Publisher> </Publishers> <License>http://dspace.mit.edu/handle/1721.1/7582</License> <Keyword>Electrical Engineering and Computer Science.</Keyword> <Abstract>To meet increased demand and higher PCB design expectations, research engineers have been tasked to develop models to automate PCB placement and routing procedures using machine learning and artificial intelligence techniques. Since placement and routing are still tedious manual processes which limit the design search space, these techniques allow engineers to quickly investigate better solutions. The Move37 team within Cadence Design Systems found via placement to be a crucial problem to be solved and integrated into their OrbitIO platform. We evaluated multiple non-gradient-based optimization strategies and compiled data of their performance. From these tests, a genetic algorithm-based strategy was sought due to its fast convergence and the ability to substitute cost functions. In this study, we converted the via placement problem to a simpler layer assignment problem by enforcing the location of vias and pins to be the same. We then determined an optimal layer assignment given a set of flylines, i.e. logical connections, using a genetic optimization library called DEAP. We coined this genetic optimization approach to via strategy GO VIA.</Abstract> <Access xmlns="http://purl.org/coar/access_right" > </Access> </Publication>