2026-09-19T08:06:49Zhttps://dspace.mit.edu/server/oai/requestoai:dspace.mit.edu:1721.1/1389442022-01-15T03:28:26Zcom_1721.1_7582com_1721.1_7581col_1721.1_131023
Han, Ruonan
Morimoto, Yukimi
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
2022-01-14T14:39:57Z
2022-01-14T14:39:57Z
2021-06
2021-06-17T20:13:53.167Z
https://hdl.handle.net/1721.1/138944
Quantum computing is a future solution for unprecedented computation power to solve today’s challenges, such as simulating molecules and forecasting natural disasters more accurately. A practical quantum computing system needs thousands or even millions of qubits. However, the quantum computing systems today have demonstrated operation with only a few to hundreds of qubits. CMOS circuits are candidates for readout and control circuits for a practical quantum computer for their compactness and scalability. Especially, building CMOS readout and control circuits at cryogenic temperatures can reduce power loss at the interface of the circuitry and the qubits and improve speed.
Circulators are one of the most common blocks in qubit readout circuits, but most cryogenic circulators today are bulky. This project investigated the design of scalable cryo-CMOS circulators. To reduce power consumption below the cooling budget in a cryogenic regime while maintaining losses and isolation performances, I took three approaches -1) decreasing the modulation frequency, 2) increasing the transistor size, and 3) using a more advanced technology node. Phase shifters and filters were redesigned to reduce the modulation frequency, and a full-duplexer was implemented based on the previous work [1], with TSMC 65 nm technology and Intel 22 nm technology. The circuit was simulated for both at room temperature and at 4 K.
M.Eng.
Massachusetts Institute of Technology
In Copyright - Educational Use Permitted
Copyright MIT
http://rightsstatements.org/page/InC-EDU/1.0/
Investigation of Ultra-Low Power CMOS GHz Circulator
Thesis
application/pdf
Master
Master of Engineering in Electrical Engineering and Computer Science
Publication
unknown
unknown
<Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="928b5b4c-7b18-464e-a6a3-0330c8a7d52c">
<Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type>
<Title>Investigation of Ultra-Low Power CMOS GHz Circulator</Title>
<PublishedIn>
<Publication>
</Publication>
</PublishedIn>
<PublicationDate>2021-06</PublicationDate>
<Authors>
<Author>
<DisplayName>Morimoto, Yukimi</DisplayName>
<Affiliation>
<OrgUnit>
</OrgUnit>
</Affiliation>
</Author>
</Authors>
<Editors>
</Editors>
<Publishers>
<Publisher>
<DisplayName>Massachusetts Institute of Technology</DisplayName>
<OrgUnit />
</Publisher>
</Publishers>
<License>http://rightsstatements.org/page/InC-EDU/1.0/</License>
<Abstract>Quantum computing is a future solution for unprecedented computation power to solve today’s challenges, such as simulating molecules and forecasting natural disasters more accurately. A practical quantum computing system needs thousands or even millions of qubits. However, the quantum computing systems today have demonstrated operation with only a few to hundreds of qubits. CMOS circuits are candidates for readout and control circuits for a practical quantum computer for their compactness and scalability. Especially, building CMOS readout and control circuits at cryogenic temperatures can reduce power loss at the interface of the circuitry and the qubits and improve speed.
Circulators are one of the most common blocks in qubit readout circuits, but most cryogenic circulators today are bulky. This project investigated the design of scalable cryo-CMOS circulators. To reduce power consumption below the cooling budget in a cryogenic regime while maintaining losses and isolation performances, I took three approaches -1) decreasing the modulation frequency, 2) increasing the transistor size, and 3) using a more advanced technology node. Phase shifters and filters were redesigned to reduce the modulation frequency, and a full-duplexer was implemented based on the previous work [1], with TSMC 65 nm technology and Intel 22 nm technology. The circuit was simulated for both at room temperature and at 4 K.</Abstract>
<Access xmlns="http://purl.org/coar/access_right"
>
</Access>
</Publication>