2026-09-19T17:49:33Zhttps://dspace.mit.edu/server/oai/requestoai:dspace.mit.edu:1721.1/1475722023-01-20T03:38:25Zcom_1721.1_7582com_1721.1_7581col_1721.1_131022
Han, Ruonan
Lee, Hae-Seung
Kim, Minah
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
2023-01-19T19:59:28Z
2023-01-19T19:59:28Z
2022-09
2022-10-19T19:08:51.111Z
https://hdl.handle.net/1721.1/147572
0000-0003-2307-5382
Miniaturized frequency references with high stability are crucial for applications such as navigation and wireless networking. Recently, chip-scale molecular clocks (CSMCs) have achieved excellent stability performance by using a rotational-mode transition of gaseous carbonyl sulfide (¹⁶O¹²C³²S). Its low-cost implementation and robustness against external electrical/magnetic fields make a CSMC an attractive candidate for a high-stability clock. However, even though an invariant OCS transition frequency is used as the reference, non-idealities such as tilted baseline of spectroscopic probing and input offsets of dc amplifiers lead to the frequency error between the actual transition frequency (𝑓₀) and the detected transition frequency. Since these nonidealities are susceptible to environmental variations, it affects the long-term stability of the clock. In addition, the short-term stability of a CSMC is limited by the spectroscopic signal-to-noise ratio.
In this work, the effects of noise and environmental variations on clock stability were analyzed to provide guidance for the design and optimization of CSMCs. Also, a dual-loop CSMC is demonstrated to address the issues in the previous CSMCs and further improve stability performance. The prototype chip implemented in 65nm CMOS technology achieves 2 ×10⁻¹¹ Allan Deviation at 10,000-s averaging time with 71-mW power consumption. It demonstrates that CSMCs can provide outstanding stability performance while maintaining cost, complexity, and power consumption advantages.
Ph.D.
Massachusetts Institute of Technology
In Copyright - Educational Use Permitted
Copyright MIT
http://rightsstatements.org/page/InC-EDU/1.0/
Design and Analysis of High-Stability THz Molecular Clock System
Thesis
application/pdf
Doctoral
Doctor of Philosophy
Publication
unknown
unknown
<Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="66ed237c-08a1-41cd-9a74-993d05da92d0">
<Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type>
<Title>Design and Analysis of High-Stability THz Molecular Clock System</Title>
<PublishedIn>
<Publication>
</Publication>
</PublishedIn>
<PublicationDate>2022-09</PublicationDate>
<Authors>
<Author>
<DisplayName>Kim, Minah</DisplayName>
<Affiliation>
<OrgUnit>
</OrgUnit>
</Affiliation>
</Author>
</Authors>
<Editors>
</Editors>
<Publishers>
<Publisher>
<DisplayName>Massachusetts Institute of Technology</DisplayName>
<OrgUnit />
</Publisher>
</Publishers>
<License>http://rightsstatements.org/page/InC-EDU/1.0/</License>
<Abstract>Miniaturized frequency references with high stability are crucial for applications such as navigation and wireless networking. Recently, chip-scale molecular clocks (CSMCs) have achieved excellent stability performance by using a rotational-mode transition of gaseous carbonyl sulfide (¹⁶O¹²C³²S). Its low-cost implementation and robustness against external electrical/magnetic fields make a CSMC an attractive candidate for a high-stability clock. However, even though an invariant OCS transition frequency is used as the reference, non-idealities such as tilted baseline of spectroscopic probing and input offsets of dc amplifiers lead to the frequency error between the actual transition frequency (𝑓₀) and the detected transition frequency. Since these nonidealities are susceptible to environmental variations, it affects the long-term stability of the clock. In addition, the short-term stability of a CSMC is limited by the spectroscopic signal-to-noise ratio.
In this work, the effects of noise and environmental variations on clock stability were analyzed to provide guidance for the design and optimization of CSMCs. Also, a dual-loop CSMC is demonstrated to address the issues in the previous CSMCs and further improve stability performance. The prototype chip implemented in 65nm CMOS technology achieves 2 ×10⁻¹¹ Allan Deviation at 10,000-s averaging time with 71-mW power consumption. It demonstrates that CSMCs can provide outstanding stability performance while maintaining cost, complexity, and power consumption advantages.</Abstract>
<Access xmlns="http://purl.org/coar/access_right"
>
</Access>
</Publication>