2026-09-23T00:46:20Zhttps://dspace.mit.edu/server/oai/request

oai:dspace.mit.edu:1721.1/476932021-07-05T14:03:20Zcom_1721.1_7582com_1721.1_7581col_1721.1_131023

V. Michael Bove, Jr. Lee, Mark (Mark Chung-Tao), 1975- Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science 2009-10-01T15:32:49Z 2009-10-01T15:32:49Z 1998 1998 http://hdl.handle.net/1721.1/47693 42278821 Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1998. Includes bibliographical references (p. 78-79). Application Specific Integrated Circuits (ASICs) are often used to enhance system performance, especially when a General Purpose Processor (GPP) is too inefficient or ill suited to perform a specialized task. However, the time and hardware costs inherent in the development and implementation of such a solution can be quite expensive. The use of Field Programmable Gate Arrays (FPGAs) to implement a Reconfigurable Processor (RP) can help alleviate some of the overhead encountered with ASIC development. The RP is a dynamic processing node that can be configured in-circuit to compute any realizable function at run-time. After the function has finished execution, the RP can be reconfigured to compute a different function. This concept is illustrated with the reconfigurable, multimedia Chidi Processing System. A network of Chidi boards, each with a closely coupled GPP and RP, is used to execute a sequence of multimedia related functions. One of the main issues in utilizing a RP efficiently is the ability to provide it with data effectively. The design and implementation of a data servicing subsystem for the Chidi Reconfigurable Processor, in an effort to increase system performance, is the main focus of study. This research is supported by the Digital Life Consortium at the MIT Media Laboratory. by Mark Lee. M.Eng. 109 p. eng Massachusetts Institute of Technology M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 Electrical Engineering and Computer Science A data servicing subsystem for the Chidi reconfigurable processor data-servicing subsystem for the reconfigurable processor on the Chidi multimedia processing system Thesis application/pdf Publication unknown unknown <Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="29c4127a-fac7-4edb-b17c-2a9d21f99ba9"> <Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type> <Language>eng</Language> <Title>A data servicing subsystem for the Chidi reconfigurable processor</Title> <Subtitle>data-servicing subsystem for the reconfigurable processor on the Chidi multimedia processing system</Subtitle> <PublishedIn> <Publication> </Publication> </PublishedIn> <PublicationDate>1998</PublicationDate> <Authors> <Author> <DisplayName>Lee, Mark (Mark Chung-Tao), 1975-</DisplayName> <Affiliation> <OrgUnit> </OrgUnit> </Affiliation> </Author> </Authors> <Editors> </Editors> <Publishers> <Publisher> <DisplayName>Massachusetts Institute of Technology</DisplayName> <OrgUnit /> </Publisher> </Publishers> <License>http://dspace.mit.edu/handle/1721.1/7582</License> <Keyword>Electrical Engineering and Computer Science</Keyword> <Abstract>Application Specific Integrated Circuits (ASICs) are often used to enhance system performance, especially when a General Purpose Processor (GPP) is too inefficient or ill suited to perform a specialized task. However, the time and hardware costs inherent in the development and implementation of such a solution can be quite expensive. The use of Field Programmable Gate Arrays (FPGAs) to implement a Reconfigurable Processor (RP) can help alleviate some of the overhead encountered with ASIC development. The RP is a dynamic processing node that can be configured in-circuit to compute any realizable function at run-time. After the function has finished execution, the RP can be reconfigured to compute a different function. This concept is illustrated with the reconfigurable, multimedia Chidi Processing System. A network of Chidi boards, each with a closely coupled GPP and RP, is used to execute a sequence of multimedia related functions. One of the main issues in utilizing a RP efficiently is the ability to provide it with data effectively. The design and implementation of a data servicing subsystem for the Chidi Reconfigurable Processor, in an effort to increase system performance, is the main focus of study. This research is supported by the Digital Life Consortium at the MIT Media Laboratory.</Abstract> <Access xmlns="http://purl.org/coar/access_right" > </Access> </Publication>