2026-09-20T15:08:51Zhttps://dspace.mit.edu/server/oai/request

oai:dspace.mit.edu:1721.1/630642022-01-13T07:54:29Zcom_1721.1_7582com_1721.1_7581col_1721.1_131022

Hae-Seung Lee. Chow, Albert C. (Albert Chin-Hoa), 1977- Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science 2011-05-23T18:11:43Z 2011-05-23T18:11:43Z 2011 2011 http://hdl.handle.net/1721.1/63064 725597567 Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2011. Cataloged from PDF version of thesis. Includes bibliographical references (p. 195-198). CMOS technology scaling has further reduced the output voltage swing and device gain, making it increasingly difficult to realize high-speed, high-gain op-amps with a stable feedback loop. The switched capacitor multiplier circuit in pipelined ADC is one application which has been hindered by op-amp limitations. Zero Crossing Based (ZCB) switched-capacitor topologies have been proposed as an alternative to op-amp based circuits because ZCB circuits do not suffer from the same CMOS scaling issues. This research applies ZCB techniques to Time Interleaved ADCs (TIADC). Mismatch between the individual ADCs, or channels, that make up the TIADC degrade its accuracy and is a fundamental design challenge. This research addresses the mismatch issue by investigating new circuit techniques to reduce offset error and timing skew. A new method to analyze noise in ZCB topologies is also presented. These methods were used to design a 2GS/S 8-bit time-interleaved, pipelined ZCB ADC. Although applied to ZCB ADCs, the timing skew correction topology and noise analysis method are applicable to other ADC topologies. by Albert C. Chow. Ph.D. 198 p. eng Massachusetts Institute of Technology M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 Electrical Engineering and Computer Science. A time-interleaved Zero-Crossing-Based analog-to-digital converter Time-interleaved ZCB analog-to-digital converter Thesis application/pdf Publication unknown unknown <Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="4b3494b3-b0b3-4810-86b1-63b6f3af66be"> <Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type> <Language>eng</Language> <Title>A time-interleaved Zero-Crossing-Based analog-to-digital converter</Title> <Subtitle>Time-interleaved ZCB analog-to-digital converter</Subtitle> <PublishedIn> <Publication> </Publication> </PublishedIn> <PublicationDate>2011</PublicationDate> <Authors> <Author> <DisplayName>Chow, Albert C. (Albert Chin-Hoa), 1977-</DisplayName> <Affiliation> <OrgUnit> </OrgUnit> </Affiliation> </Author> </Authors> <Editors> </Editors> <Publishers> <Publisher> <DisplayName>Massachusetts Institute of Technology</DisplayName> <OrgUnit /> </Publisher> </Publishers> <License>http://dspace.mit.edu/handle/1721.1/7582</License> <Keyword>Electrical Engineering and Computer Science.</Keyword> <Abstract>CMOS technology scaling has further reduced the output voltage swing and device gain, making it increasingly difficult to realize high-speed, high-gain op-amps with a stable feedback loop. The switched capacitor multiplier circuit in pipelined ADC is one application which has been hindered by op-amp limitations. Zero Crossing Based (ZCB) switched-capacitor topologies have been proposed as an alternative to op-amp based circuits because ZCB circuits do not suffer from the same CMOS scaling issues. This research applies ZCB techniques to Time Interleaved ADCs (TIADC). Mismatch between the individual ADCs, or channels, that make up the TIADC degrade its accuracy and is a fundamental design challenge. This research addresses the mismatch issue by investigating new circuit techniques to reduce offset error and timing skew. A new method to analyze noise in ZCB topologies is also presented. These methods were used to design a 2GS/S 8-bit time-interleaved, pipelined ZCB ADC. Although applied to ZCB ADCs, the timing skew correction topology and noise analysis method are applicable to other ADC topologies.</Abstract> <Access xmlns="http://purl.org/coar/access_right" > </Access> </Publication>