2026-09-19T05:21:01Zhttps://dspace.mit.edu/server/oai/requestoai:dspace.mit.edu:1721.1/867752022-01-13T07:54:01Zcom_1721.1_7582com_1721.1_7581col_1721.1_131022
Hae-Seung Lee.
Shabra, Ayman U. (Ayman Umar)
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science.
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
2014-05-07T17:05:04Z
2014-05-07T17:05:04Z
2001
2001
http://hdl.handle.net/1721.1/86775
49837690
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2001.
Includes bibliographical references (p. 135-141).
This thesis introduces a technique to improve the linearity of pipeline analog to digital converters (ADC). Through a combination of oversampling and mismatch shaping, the distortion introduced by component mismatch is modulated out of the input signal frequency band, where it can be removed by subsequent digital filters, significantly improving the linearity. Mismatch shaping can be realized in traditional 1-bit-per-stage pipeline ADCs, but suffers from some fundamental limitations, which limit its effectiveness at pushing the distortion out of band. These limitations can be alleviated by using a 1 bit/stage commutative feedback capacitor switching (CFCS) pipeline design, due to the properties of the CFCS ADC's transfer characteristic, which has reduced differential nonlinearity (DNL) and an even integral nonlinearity (INL). The CFCS converter offers the foundation for the implementation of many different algorithms for mismatch shaping, some with very simple circuit realizations. It is possible to generalize some of these ideas to multi-bit-per-stage pipelines, but with reduced effectiveness. A test-chip was fabricated in a 0.35[mu]m CMOS process to demonstrate mismatch shaping in a 1-bit-per-stage CFCS pipeline ADC. The experimental results obtained from this chip indicate that the Spurious Free Dynamic Range (SFDR) improves by 8.5dB to 76dB when mismatch shaping is used at an oversampling ratio of 4 and a sampling rate of 61MHz. The Signal to Noise and Distortion Ratio (SNDR) improves by 3dB and the maximum Integral Nonlinearity (INL) decreases from 1.8LSB to 0.6LSB at the 12-bit level.
by Ayman U. Shabra.
Ph.D.
141 p.
eng
Massachusetts Institute of Technology
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.
http://dspace.mit.edu/handle/1721.1/7582
Electrical Engineering and Computer Science.
Oversampled pipline A/D converters with mismatch shaping
Oversampled pipline analog to digital converters with mismatch shaping
Thesis
application/pdf
false
Publication
unknown
unknown
<Publication xmlns="https://www.openaire.eu/cerif-profile/1.1/" id="fefccf21-dc75-447d-84f7-81c42b714173">
<Type xmlns="https://www.openaire.eu/cerif-profile/vocab/COAR_Publication_Types">http://purl.org/coar/resource_type/c_1843</Type>
<Language>eng</Language>
<Title>Oversampled pipline A/D converters with mismatch shaping</Title>
<Subtitle>Oversampled pipline analog to digital converters with mismatch shaping</Subtitle>
<PublishedIn>
<Publication>
</Publication>
</PublishedIn>
<PublicationDate>2001</PublicationDate>
<Authors>
<Author>
<DisplayName>Shabra, Ayman U. (Ayman Umar)</DisplayName>
<Affiliation>
<OrgUnit>
</OrgUnit>
</Affiliation>
</Author>
</Authors>
<Editors>
</Editors>
<Publishers>
<Publisher>
<DisplayName>Massachusetts Institute of Technology</DisplayName>
<OrgUnit />
</Publisher>
</Publishers>
<License>http://dspace.mit.edu/handle/1721.1/7582</License>
<Keyword>Electrical Engineering and Computer Science.</Keyword>
<Abstract>This thesis introduces a technique to improve the linearity of pipeline analog to digital converters (ADC). Through a combination of oversampling and mismatch shaping, the distortion introduced by component mismatch is modulated out of the input signal frequency band, where it can be removed by subsequent digital filters, significantly improving the linearity. Mismatch shaping can be realized in traditional 1-bit-per-stage pipeline ADCs, but suffers from some fundamental limitations, which limit its effectiveness at pushing the distortion out of band. These limitations can be alleviated by using a 1 bit/stage commutative feedback capacitor switching (CFCS) pipeline design, due to the properties of the CFCS ADC's transfer characteristic, which has reduced differential nonlinearity (DNL) and an even integral nonlinearity (INL). The CFCS converter offers the foundation for the implementation of many different algorithms for mismatch shaping, some with very simple circuit realizations. It is possible to generalize some of these ideas to multi-bit-per-stage pipelines, but with reduced effectiveness. A test-chip was fabricated in a 0.35[mu]m CMOS process to demonstrate mismatch shaping in a 1-bit-per-stage CFCS pipeline ADC. The experimental results obtained from this chip indicate that the Spurious Free Dynamic Range (SFDR) improves by 8.5dB to 76dB when mismatch shaping is used at an oversampling ratio of 4 and a sampling rate of 61MHz. The Signal to Noise and Distortion Ratio (SNDR) improves by 3dB and the maximum Integral Nonlinearity (INL) decreases from 1.8LSB to 0.6LSB at the 12-bit level.</Abstract>
<Access xmlns="http://purl.org/coar/access_right"
>
</Access>
</Publication>