High-Performance WSe₂ Complementary Metal Oxide Semiconductor Technology and Integrated Circuits

The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.

<table>
<thead>
<tr>
<th>Citation</th>
<th>Yu, Lili; Zubair, Ahmad; Santos, Elton J. G.; Zhang, Xu; Lin, Yuxuan; Zhang, Yuhao and Palacios, Tomás. “High-Performance WSe₂ Complementary Metal Oxide Semiconductor Technology and Integrated Circuits.” Nano Letters 15, no. 8 (August 2015): 4928–4934. © 2015 American Chemical Society</th>
</tr>
</thead>
<tbody>
<tr>
<td>As Published</td>
<td><a href="http://dx.doi.org/10.1021/acs.nanolett.5b00668">http://dx.doi.org/10.1021/acs.nanolett.5b00668</a></td>
</tr>
<tr>
<td>Publisher</td>
<td>American Chemical Society (ACS)</td>
</tr>
<tr>
<td>Version</td>
<td>Author’s final manuscript</td>
</tr>
<tr>
<td>Accessed</td>
<td>Mon Jan 07 08:34:34 EST 2019</td>
</tr>
<tr>
<td>Citable Link</td>
<td><a href="http://hdl.handle.net/1721.1/108391">http://hdl.handle.net/1721.1/108391</a></td>
</tr>
<tr>
<td>Terms of Use</td>
<td>Article is made available in accordance with the publisher’s policy and may be subject to US copyright law. Please refer to the publisher’s site for terms of use.</td>
</tr>
<tr>
<td>Detailed Terms</td>
<td></td>
</tr>
</tbody>
</table>
High-Performance WSe$_2$ CMOS Technology and Integrated Circuits

Lili Yu$^*$, Ahmad Zubair$^1$, Elton J. G. Santos$^2$, Xu Zhang$^1$, Yuxuan Lin$^1$, Yuhao Zhang$^1$, Tomás Palacios$^*$

$^1$Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, MA 02139, USA.
$^2$Department of Chemical Engineering, Stanford University, California, 94305, USA

Corresponding author E-mail: lilyu@mit.edu, tpalacios@mit.edu

Abstract
Due to their extraordinary structural and electrical properties, two dimensional materials are currently being pursued for applications such as thin-film transistors and integrated circuit. One of the main challenges that still needs to be overcome for these applications is the fabrication of air-stable transistors with industry-compatible complementary metal oxide semiconductor (CMOS) technology. In this work, we experimentally demonstrate a novel high performance air-stable WSe$_2$ CMOS technology with almost ideal voltage transfer characteristic, full logic swing and high noise margin with different supply voltages. More importantly, the inverter shows large voltage gain (~38) and small static power (Pico-Watts), paving the way for low power electronic system in 2D materials.

Key words: transition metal dichalcogenides; integrated circuits; complementary logic; CMOS electronics; air stable doping; low power electronics.
Two-dimensional (2D) crystals, including graphene, hexagonal boron nitride and transition metal dichalcogenides (TMD), have outstanding properties for developing the next generation of electronic devices\textsuperscript{1-7}. Their extreme thinness, down to a single layer, allows almost perfect electrostatic control of the transistor channel, making them robust to short channel effects and ideal for low power applications\textsuperscript{8}. In addition, these materials offer excellent mechanical flexibility, optical transparency, and favorable transport properties for realizing electronic, sensing, and optical systems on arbitrary surfaces\textsuperscript{9-12}. These thin, lightweight, bendable, highly rugged and low-power devices could bring dramatic changes to information processing, communications and human-electronic interaction. One of the main challenges that still needs to be overcome for these applications is the fabrication of air-stable transistors with industry-compatible complementary metal oxide semiconductor (CMOS) technology\textsuperscript{13,14}. CMOS logic has high noise immunity, well-established circuit designs, low static power consumption and high density of integration\textsuperscript{15}.

CMOS is made from complementary and symmetrical pairs of p-type and n-type metal oxide semiconductor field effect transistors (MOSFETs), with matched threshold voltage and current level. CMOS logic circuits on two-dimensional (2D) materials have first been demonstrated on structures with two different layered materials, where one material is used for the n-type MOSFET (nMOS) device and a different material system is used for the p-type MOSFET (pMOS)\textsuperscript{16,17}. Logic inverters have been fabricated with this heterogeneous combination, however these logic gates showed small gain (less than 2) and unmatched input output voltage, leading to zero noise margin\textsuperscript{16,17}. To achieve a single-2D-material CMOS technology, WSe\textsubscript{2} is arguably a more promising semiconductor than the more explored MoS\textsubscript{2} because of the more balanced conduction and valence band edges to different work functions metals and symmetric electron and hole effective mass. An integrated WSe\textsubscript{2} CMOS technology has been demonstrated using gas-phase doping\textsuperscript{13}. The device shows however short lifetime in air, and the absence of rail-to-rail performance indicates significant static leakage current between the supply line and ground, which leads to large power consumption. More recently, an electrostatically-doped WSe\textsubscript{2} CMOS technology has been reported, however extra terminals and multiple voltage bias supplies are needed, which significantly increases the circuit complexity\textsuperscript{14}. Hence, to the best of our knowledge, there is still no report of an integrated 2D CMOS technology that is stable and offers high-enough noise margin for actual applications.
In this letter, we experimentally demonstrate an air-stable novel high performance WSe$_2$ CMOS technology with excellent voltage transfer characteristic, full logic swing and high noise margin. More importantly, the inverter shows high voltage gain and static power consumption as low as pico-watts, paving the way for ultra-low power system in 2D materials.

Figure 1a shows the schematic of the device structure used in this work. nMOS and pMOS transistors are monolithically integrated on a single WSe$_2$ flake. The device fabrication starts with gate patterning and 5nm Cr/30 nm Au/30nm Pd metal stacks deposition on a SiO$_2$ substrate. Then 20 nm Al$_2$O$_3$ is deposited using atomic layer deposition (ALD) on the gate electrode. A 30 minutes forming gas annealing at 450 °C is then applied to remove the fixed charge inside the dielectric. The thin ALD dielectric layer provides good electrostatic control of the gate, and matched voltages of source/drain and gate. Atomically thin WSe$_2$ flakes are achieved via micro-mechanical exfoliation and then transferred on to the gate stack (see Methods section), followed by high temperature annealing to clean the polymer residue. Then a low work function metal (i.e. Ag) and a high work function metal (i.e. Pt) are used to contact the nMOS and pMOS FETs (Figure 1c), respectively. The nMOS is then covered with AlO$_x$ before p-doping (see Methods section for details). To improve the pMOS performance, tetrafluoro-tetracyanoquinodimethane (F$_4$TCNQ)$^{18,19}$ is used to dope the WSe$_2$ channel, which helps to reduce the pMOS Schottky barrier width and also to increase the tunneling hole current. To increase the long-term stability of F$_4$TCNQ, we incorporated it into a F$_4$TCNQ-Poly (methyl methacrylate) (PMMA) mixture by using Anisole as a solvent (Figure 1c) with different weight ratio of F$_4$TCNQ. The solution is spin-coated on the sample and the F$_4$TCNQ molecules are trapped in the PMMA polymer chain network. Then electron beam lithography is used to expose the F$_4$TCNQ-PMMA mixture where the nMOS devices will be located, following by development using MIBK/IPA developer to remove the F$_4$TCNQ-PMMA mixture in those regions. As a result, the doping is localized only in pMOS where F$_4$TCNQ-PMMA left. Charge transfer happens between the F$_4$TCNQ-PMMA layer and the WSe$_2$ underneath it, achieving localized p-type doping. Figure 1b is the optical image of the final integrated CMOS inverter on WSe$_2$ flake. Figure 1d shows the work function alignment of contact metal (Ag, Pt), oxide (Al$_2$O$_3$), semiconductor band diagram (WSe$_2$) and acceptor molecule energy level (F$_4$TCNQ).
in this CMOS technology. The highest occupied molecular orbital energy of \( \text{F}_4\text{TCNQ} \) is lower than the valence band edge of \( \text{WSe}_2 \), which induces the transfer of electrons from \( \text{WSe}_2 \) to \( \text{F}_4\text{TCNQ} \), resulting p doping in \( \text{WSe}_2 \), which will be discussed in detail later. High/low work function metals are deliberately chosen to help the charge injection of hole and electron, respectively. It should be noted that the maximum current of the nMOS devices does not show any change after process steps of \( \text{AlO}_x \) deposition, \( \text{F}_4\text{TCNQ-PMMA} \) coating, writing and development.

The transfer characteristics of \( \text{WSe}_2 \) nMOS transistors with a Ag/Au metal stack contact on an \( \text{Al}_2\text{O}_3 \) substrate are shown with a black line in Figure 2a. There is a highly conductive electron current and suppressed hole current, with high on-off ratio close to \( 10^9 \). In our experiment, \( \text{WSe}_2 \) flakes exfoliated on top of \( \text{SiO}_2 \) usually show ambipolar performance with slightly higher hole branch current (inset, Figure 1a), while flakes on \( \text{Al}_2\text{O}_3 \) substrate (such in our devices, where \( \text{Al}_2\text{O}_3 \) is used as gate dielectric) without forming gas annealing show degenerate electron doping (red dashed line in Figure 1a). The doping comes from the fixed charge on the surface or in the bulk of the dielectric layer or interaction between the 2D material and the substrate, which has been previously observed in both graphene\(^{20,21} \) and MoS\(_2 \)\(^{22} \) on different substrates. The positive fixed charge causes charged impurity scattering in \( \text{WSe}_2 \), which degrades mobility and makes it difficult to turn off the device. Thus high temperature annealing is needed to improve the dielectric quality without degrading material quality as well as to tune the nMOS threshold voltage. In order not to damage the \( \text{WSe}_2 \) layer during the high temperature annealing, we developed a gate metal/dielectric stack-first fabrication process, which allows the transfer of the \( \text{WSe}_2 \) layer after the gate dielectric has been annealed at high temperature.

The transfer characteristics of pMOS \( \text{WSe}_2 \) transistors with a Pt ohmic contact technology on an \( \text{Al}_2\text{O}_3 \) substrate are shown in Figure 2b (red dash-dot line). Opposite to the Ag/Au contacted nMOS device, this device exhibits ambipolar performance with low electron and hole current. To increase the hole-based current, \( \text{F}_4\text{TCNQ} \) is used to dope the channel. This molecule has been reported to be an effective p-type dopant in single-wall carbon nanotubes field effect transistors\(^{19} \) as well as organic semiconductors such as Zinc-phthaloalocyaniene (ZnPc)\(^{23} \). The transfer characteristics of \( \text{WSe}_2 \) FETs doped by different concentration of \( \text{F}_4\text{TCNQ-PMMA} \) solution are shown in Figure 2b. The hole current of the device increases, the electron current
decreases and the threshold voltage also decreases as the F$_4$TCNQ concentration increases. With 10% F$_4$TCNQ in PMMA, the hole current increases by more than 1000x while the electron current decrease more than 6 orders of magnitude than that of devices before doping.

The long-term stability of the new F$_4$TCNQ-PMMA localized doping was also studied and compared with other p-doping methods, as shown in figure 2c. After 2 weeks exposure to air, the on-state hole current does not change while the current increases slightly in the subthreshold region. These results are significantly more stable than with other doping methods traditionally used in the literature, e.g. exposure to strong oxidizing NO$_2$ gas$^{24}$ or directly coating with F$_4$TCNQ/IPA solution (See Methods section for details). For the NO$_2$ gas doping, the hole current drops by more than 20 times in the first 24 hours, while for pure F$_4$TCNQ (2% in IPA) doping, the current decreases by 30% after 2 weeks. F$_4$TCNQ has been found to be unstable and volatile, especially at elevated temperature$^{25}$, because of its diffusion properties, thus PMMA scaffold effectively stabilize F$_4$TCNQ on WSe$_2$ surface.

After optimizing the substrate, metal contacts and dopants, we achieve simultaneously high performance nMOS and pMOS FETs, whose transport performance are shown in Figure 3. The WSe$_2$ flake has a thickness of 5 nm and the nMOS/pPMOS transistors have a channel length of 1 μm. From the transfer characteristics, they are both enhancement mode transistors with high on/off ratio (10$^7$ for nMOS and 10$^8$ for pMOS). The threshold voltage for the nMOS and pMOS devices are 2V and -1.8V, respectively, while the subthreshold swings are 167 meV/dec and 162 meV/dec. The devices show a linear current behavior at low drain bias voltages, and excellent current saturation at higher drain biases, with on-state current density of 22 and 35 μA/μm in nMOS and pMOS transistors, respectively. The conservative estimation (including contact resistance) of mobility for electrons and holes are 27.4 and 42.6 cm$^2$/V.s, respectively. In a field effect transistor, the effective channel length is shortened with increasing in drain bias beyond saturation. This phenomena, known as channel length modulation, is typically characterized through the parameter $\lambda$ in the drain current expression (nMOS as an example) $I_D = \frac{uC_{ox}W}{2L} [(V_{GS} - V_{TN})^2 (1 + \lambda V_{DS})]$, where $u$ is the carrier mobility, $C_{ox}$ is the gate capacitance, $W$ and $L$ are the device width and length, $V_{GS}/V_{DS}$ is the gate/drain voltage, and $V_{TN}$ is the threshold
voltage of nMOS, respectively. From Figure 3b and d, both the nMOS and the pMOS transistors have very small channel length modulation. Therefore, the output resistance \( r_0 = \left( \frac{\partial I_D}{\partial V_{DS}} \right)^{-1} = (\lambda I_D)^{-1} \) is large. This is very important to achieve high gain in inverter or amplifier, which is proportional to \( r_0 \).

The nMOS and pMOS technologies described above were used to fabricate an integrated CMOS logic inverter (Figure 1a). The voltage transfer characteristics (VTC) of the fabricated CMOS inverter are shown in Figure 4a. The WSe\(_2\) CMOS inverter shows excellent inverting performance under a wide range of \( V_{dd} \) values, 2 V to 6 V, which gives full logic swing, abrupt transition, symmetrical shape and high noise margin. In addition, there is almost zero current under static conditions (Figure 4a, inset). The sharp transition between the two logic states can be characterized by the voltage gain \( A_v = \frac{dV_{out}}{dV_{in}} \) (Figure 4b). As shown in Figure 4b, the gain is close to zero, except at the transition region where the gain experiences a sharp peak at half \( V_{dd} \) voltage, with a maximum value of 38 for \( V_{dd} = 2 \) V. A gain larger than 1 is important for cascade logic application since it makes the circuit regenerative and robust to errors, which is very important for multi-stage logic applications. When \( V_{dd} \) decreases, the peak gain increases and the transition region becomes narrower. From a small signal model of an inverter, the voltage gain can be calculated using \( A = (g_{mn} + g_{mp})(r_{op}|r_{on}) = [(\lambda_n + \lambda_p)(V_g - V_{Th})]^{-1} \alpha (V_{dd}/2 - V_{Th})^{-1} \), thus the gain decreases with increasing \( V_{dd} \). In previous work\(^{13}\), researchers showed the opposite trend, which may indicate that the device performance is unstable, with significant current leakage between the power supply and ground, which prevents the static output voltage from reaching the supply voltage. The stable doping technology adopted in this paper makes the device scale properly with \( V_{dd} \), offering a wide range of operating biasing conditions to match the power requirements of each particular application.

The switching threshold (SW, the voltage at which the output voltage is the same as the input voltage) and noise margin are important parameters for device robustness. SWs for our WSe\(_2\) inverter are plotted as a function of \( V_{dd} \) in Figure 4c. It is linear with \( V_{dd} \) with a slope close to 0.5. The total noise margin of the inverter is higher than 90 percent of \( V_{dd} \), which shows the large tolerance of the device to intrinsic or extrinsic noise. This large noise margin, together with matched input-output, high
gain, makes our devices easy to be integrated into multi-stage large system.

Finally, the biggest advantage of CMOS technology is the power consumption. The power is typically divided in dynamic and static power. Static power can be expressed as \( P_{\text{static}} = V_{dd} \times (I_{\text{static, low}} + I_{\text{static, high}})/2 \) at static state \( (V_{\text{in}} = 0V \text{ or } V_{\text{in}} = V_{dd}) \) while the dynamic power is proportional to \( V_{dd}^2 \) and will not be discussed here. The static current and the power consumption, averaged at high and low state, under different \( V_{dd} \) values for our integrated logic inverter are plotted in Figure 4d. The current increases with \( V_{dd} \) exponentially, because of the tunneling nature of leakage current under static operation. The static power consumption reaches 2 pW when \( V_{dd} \) is 2 V. This is at least orders of magnitude lower than previous work\(^{13}\) where the static power is roughly estimated to be in the hundred nanowatts range for \( V_{dd} \) of 3V. This demonstrates the high potential of WSe\(_2\) CMOS technology for ultra-low power electronics.

To further understand the doping effect of F\(_4\)TCNQ on WSe\(_2\), we performed first-principles calculations using density functional theory, including van der Waals interactions (see Methods section for further details). We considered supercells composed of F\(_4\)TCNQ molecules at two different molecular configurations as shown in Figure 5a. It was found that the configurations where F\(_4\)TCNQ molecules lie down on WSe\(_2\) layers (face-on) bind stronger than those where the molecules assume a tilted orientation (edge-on). The energy difference is as large as 0.11 eV per F\(_4\)TCNQ molecule which points to a potential preferential orientation at the interface. Even though the binding energies are different, the electronic structure of both geometries shows similar features. The calculated band structures, including van der Waals dispersion forces, of WSe\(_2\) layers before and after the doping at face-on geometry are shown in Figure 5a-b, respectively. Similar results are obtained for edge-on geometry (not shown). The adsorption of F\(_4\)TCNQ induces the appearance of extra-hole energy levels near the top of the valence band of WSe\(_2\), mainly composed by s and p states from C atoms at the molecule, with smaller contribution from N (Figure 5d). A charge transfer of 0.25 electrons per unit cell is observed from WSe\(_2\) to F\(_4\)TCNQ, which induces a shift to lower energies of the Fermi level (Figure 5b). This explains the F\(_4\)TCNQ p-type doping behaviour in WSe\(_2\), which remarkably agrees with the experimental measurements discussed above. The charge transfer between WSe\(_2\) and F\(_4\)TCNQ also creates an interfacial dipole moment of 2.94 D and 7.02 D at face-on
and edge-on configurations, respectively. This is observed mainly at the first Se-layer closer to the F₄TCNQ molecules (Figure 5e,g). The charge density differences for face-on (Figure 5f) and edge-on (Figure 5h) interfaces point to a higher charge depletion at the WSe₂ layer between the F₄TCNQ molecules and at the N atoms, where the molecules stand up. These results strongly suggest that F₄TCNQ on top of WSe₂ can be used as an effective p-type dopant in WSe₂.

In conclusion, we report a high-performance CMOS technology in WSe₂. We systematically study the effect of metal contact, the substrate and the acceptor doping to the performance of WSe₂ devices. High on-off ratio, high current density, and excellent current saturation are achieved in both nMOS and pMOS transistors. By fabricating CMOS inverters, we show that this technology presents excellent voltage transfer characteristic, full logic swing and high noise margin, which is stable in the air. More importantly, the inverter shows large voltage gain (~38), total noise margin larger than 90% of operating voltage, small static power (Pico-Watts). We expect, the air-stable, noise-robust, high-gain and low power CMOS technology presented in this paper can be easily applied to larger circuits in the near future, thanks to the fast progress in large scale CVD WSe₂ growth²⁶. This work therefore paves the way for ultra-low power system in 2D materials.
Methods

ALD: The low-temperature ALD deposition of Al$_2$O$_3$ was performed on a commercial Savannah ALD system from Cambridge NanoTech at 250 °C using alternating cycles of H$_2$O and trimethylaluminum (TMA) as the precursors.

Dry Transfer: The WSe$_2$ micromechanically exfoliated from commercially available bulk natural crystal (Nanosurf) on a previously prepared transfer slide using cleanroom grade low-tack tapes$^{27}$. The transfer slide consists of a supporting stack of transparent materials and a polymer release layer. The supporting stack is made of glass/Sylgard 184 Polydimethylsiloxane (PDMS)/clear packing tape and the polymer release layer is a double layer Methyl methacrylate (MMA). Small squares of WSe$_2$/MMA/tape/PDMS stack then cut out using sharp clean blade and transferred on another clean glass slide. The glass slide and pre-patterned substrate are then mounted on the in-house alignment transfer setup, consisting of an optical microscope and micromanipulator. The target flake and substrate with gate pattern were carefully aligned and engaged in contact with stage temperature of 35°C. The stage is then heated to 130°C and the glass slide disengaged from the target substrate. At the same time, MMA with WSe$_2$ flakes is released from Tape/PDMS/glass stack and successfully transferred to the gate pattern. The sample was then soaked in Acetone and annealed at 200°C in Ar/H2 to remove the polymer residue from the transfer process.

AFM: Atomic force microscopy (AFM) for identifying the thin film thickness was performed on a Veeco Dimension™ 3100 system.

nMOS passivation: PMMA on top of nMOS region is exposed by electron beam lithography, followed by development. And then Al metal is deposited and exposed to air for oxidization for three times to get the desired thickness, with 1.5nm thick Al each time. Then the sample is heated on hotplate in air for several hours at 100 degree Centigrade for full oxidization.

NO$_2$ gas and F$_4$TCNQ/IPA doping: For NO$_2$ gas doping, the sample is exposed to NO$_2$ gas for several minutes for WSe$_2$ to absorb NO$_2$ gas on its surface. For F$_4$TCNQ/IPA doping, F$_4$TCNQ is first mixed into IPA solution by weight ratio and then the solution is coated onto WSe$_2$ device. Pure F$_4$TCNQ is left on the sample surface after IPA evaporates.

Device and circuit characterization: Device characterization was performed using an Agilent 4155C semiconductor parameter analyzer and a Lakeshore cryogenic
probe station with micromanipulation probes. All measurements were done in vacuum (3 × 10^{-6} Torr) at room temperature.

**First-principles calculations:** Calculations are based on *ab initio* density-functional-theory using the SIESTA code\textsuperscript{28}. The generalized gradient approximation\textsuperscript{29} and nonlocal van der Waals density functional\textsuperscript{30} were used together with double-$\zeta$ plus polarized basis set, norm-conserving Troullier-Martins pseudopotentials\textsuperscript{31}. Atomic coordinates were allowed to relax using a conjugate-gradient algorithm until all forces were smaller in magnitude than 0.01 eV/Å. Relevant lattice constants (in-plane and out-of-plane) were optimized for each system. To avoid interactions between supercell images the distance between periodic images of the F_{4}TCNQ/WSe\textsubscript{2} structures along the direction perpendicular to the WSe\textsubscript{2}-plane was always larger than 20 Å. The resolution of the real-space grid used to calculate the Hartree and exchange-correlation contribution to the total energy was chosen to be equivalent to 150 Ry plane-wave cutoff. The number of $k$-points was chosen according to the Monkhorst-Pack scheme\textsuperscript{32}, and was set to the equivalent of a 45x45x1 grid in the primitive unit cell of WSe\textsubscript{2}, which gives well converged values for all the calculated properties. We used a Fermi-Dirac distribution with an electronic temperature of $k_{B}T=21$ meV.

**Acknowledgement**

The authors would like to thank Allen Hsu and Amir Nourbakhsh for their helpful advice on device fabrication and measurement. This work was supported by the STC Center for Integrated Quantum Materials, NSF Grant No. DMR-1231319. The authors also acknowledge financial support from the Army Research Laboratory (Dr. Madan Dubey), the Office of Naval Research (ONR) PECASE Program (Dr. Paul Maki). This research has made use of the MIT’s Microsystem Technology Laboratory cleanrooms. We acknowledge the use of computational resources provided by the Extreme Science and Engineering Discovery Environment (XSEDE), supported by NSF grants number TG-DMR120049 and TG-PHY120021.

**Additional information**

The authors declare no competing financial interests.

**Author contribution**

T.P. and L.Y. conceived and supervised the research. L.Y. and A.Z. fabricated the device. L.Y. performed the measurements and data analysis. EJGS performed the van der Waals first-principles simulations. X.Z., Y.L., Y.Z. help with fabrication process.
L.Y. and T.P. co-wrote the manuscript. All authors commented on the manuscript and discussed the results.
References

Figures 1
Figures 3

(a) $V_D = 0.5 \text{ V}$ and $V_D = 1 \text{ V}$

(b) nMOS with $V_{GS} = 6 \text{ V}$, $V_{GS} = 4 \text{ V}$, $V_{GS} = 3 \text{ V}$, and $V_{GS} = 2 \text{ V}$

(c) $V_D = 0.5 \text{ V}$ and $V_D = 1 \text{ V}$

(d) pMOS with $V_{DS} = 2 \text{ V}$, $V_{DS} = 3 \text{ V}$, and $V_{DS} = 4 \text{ V}$
Figures 4

(a) Voltage characteristics with different supply voltages.

(b) Voltage gain with supply voltage as a parameter.

(c) Switching threshold and total noise margin versus supply voltage.

(d) Static power consumption and leakage current versus supply voltage.
Figures 5

(a) Face-on and Edge-on structures.

(b) Energy bands diagram.

(c) Additional energy bands diagram.

(d) PDOS (arbitrary units).

(e) Graph showing Δτ vs. z(A) with Se, W, and F4-TCNQ labels.

(f) 3D visualization of a structure.

(g) Similar graph as (e) but with an extended range in z(A).

(h) Another 3D visualization structure.
Figure 1. **Structure, doping method and band alignment**
(a) Schematic and (b) Optical image of device structure of WSe$_2$ CMOS technology with F$_4$TCNQ-PMMA doped pMOS and AlO$_x$ encapsulated nMOS. The source electrode of the nMOS and pMOS transistors are connected to ground and V$_{dd}$ power supply, respectively. Their gates are connected with each other as the input node while the drains are connected to serve as the output node. (c) Localized and air-stable p type doping method for WSe$_2$ using F$_4$TCNQ-PMMA mixture. (d) Band diagram in the CMOS system.

Figure 2. **Effect of contact metals and dopants**
(a) Transfer characteristics of Ag contacted WSe$_2$ FET on Al$_2$O$_3$ substrate with (black solid line) and without (red dashed line) gas annealing treatment. Inset, Ag contacted WSe$_2$ FET on SiO$_2$ substrate. Fixed charge in the dielectric layer has an important doping effect. (b) Transfer characteristics of Pt contacted WSe$_2$ FET with different concentration of F$_4$TCNQ. When F$_4$TCNQ concentration in PMMA increases, the hole current increases while the electron density significantly decreases. (c) Long-term stability of pMOS fabricated by three different doping methods. Device doped by 10% F$_4$TCNQ-PMMA mixture shows almost no current change after 2 weeks; device doped by 2% F$_4$TCNQ/IPA solution shows 30% current decrease after 2 weeks, while device doped by NO$_2$ gas shows 20 times current reduction after only 1 day.

Figure 3. **Transfer and output characteristics of transistors**
WSe$_2$ nMOS (a) transfer characteristics and (b) output characteristics; WSe$_2$ pMOS (c) transfer characteristics and (d) output characteristics. Both transistors show high on-off ratio, high on current density, and excellent current saturation.

Figure 4. **Integrated circuit characteristics**
(a) Voltage transfer characteristics (VTC) and corresponding butterfly curves of WSe$_2$ CMOS logic inverter with V$_{dd}$ supply from 2 V to 6 V. Insert: current change with input voltage. (b) Voltage gain of WSe$_2$ CMOS logic inverter, gain equaling to -1 is denoted by the purple line, the peak gain decrease with the increase of V$_{dd}$ value. (c) Switching threshold (left axis) and ratio of total noise margin (right axis) to V$_{dd}$ as a function of V$_{dd}$. (d) Static power consumption (left axis) and off current (right axis) of the CMOS inverter as a function of V$_{dd}$.

Figure 5: **First principle calculations**
P-type behaviour induced by F$_4$-TCNQ on WSe$_2$ layers. (a) Molecular structures of F$_4$-TCNQ on top of WSe$_2$ at face-on and edge-on geometries. (b-c) Calculated band structure of pristine WSe$_2$ and face-on interface, respectively. (d) Projected density of states (PDOS) on different atoms of the system at face-on geometry on the valence states used in the calculation for each specie. (e) (g) Plane-averaged electron density difference along the direction perpendicular to the interface of face-on and edge-on structural configurations, respectively. The blue and red colors indicate electron accumulation and depletion. (f-h) Top views of the charge density differences between F$_4$-TCNQ and WSe$_2$ systems at face-on and edge-on interfaces, respectively. The iso-surfaces are at 1.4 $10^{-3}$ e/Angstrom$^3$. Red means charge depletion and blue is charge accumulation.