A circular pipelined bus architecture for high-speed computation

Author(s)
Antaki, Patrick R
Thumbnail
DownloadFull printable version (3.306Mb)
Other Contributors
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science.
Advisor
Stephen A. Ward.
Terms of use
MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission. http://dspace.mit.edu/handle/1721.1/7582
Metadata
Show full item record
Description
Thesis (B.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1984.
 
MICROFICHE COPY AVAILABLE IN ARCHIVES AND ENGINEERING.
 
Bibliography: leaves 60-61.
 
Date issued
1984
URI
http://hdl.handle.net/1721.1/109621
Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Publisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering and Computer Science.
Collections