Design and analysis of a memory hierarchy for a very high performance multiprocessor configuration

Author(s)
Tick, Evan Michael
Thumbnail
DownloadFull printable version (11.37Mb)
Other Contributors
Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science.
Advisor
Arvind.
Terms of use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582
Metadata
Show full item record
Description
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1982.
 
MICROFICHE COPY AVAILABLE IN ARCHIVES AND ENGINEERING.
 
Vita.
 
Bibliography: p. 204-221.
 
Date issued
1982
URI
http://hdl.handle.net/1721.1/15753
Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Publisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering and Computer Science.
Collections