MIT Libraries logoDSpace@MIT

MIT
View Item 
  • DSpace@MIT Home
  • MIT Libraries
  • MIT Theses
  • Graduate Theses
  • View Item
  • DSpace@MIT Home
  • MIT Libraries
  • MIT Theses
  • Graduate Theses
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A data servicing subsystem for the Chidi reconfigurable processor

Author(s)
Lee, Mark (Mark Chung-Tao), 1975-
Thumbnail
DownloadFull printable version (9.113Mb)
Alternative title
data-servicing subsystem for the reconfigurable processor on the Chidi multimedia processing system
Advisor
V. Michael Bove, Jr.
Terms of use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582
Metadata
Show full item record
Abstract
Application Specific Integrated Circuits (ASICs) are often used to enhance system performance, especially when a General Purpose Processor (GPP) is too inefficient or ill suited to perform a specialized task. However, the time and hardware costs inherent in the development and implementation of such a solution can be quite expensive. The use of Field Programmable Gate Arrays (FPGAs) to implement a Reconfigurable Processor (RP) can help alleviate some of the overhead encountered with ASIC development. The RP is a dynamic processing node that can be configured in-circuit to compute any realizable function at run-time. After the function has finished execution, the RP can be reconfigured to compute a different function. This concept is illustrated with the reconfigurable, multimedia Chidi Processing System. A network of Chidi boards, each with a closely coupled GPP and RP, is used to execute a sequence of multimedia related functions. One of the main issues in utilizing a RP efficiently is the ability to provide it with data effectively. The design and implementation of a data servicing subsystem for the Chidi Reconfigurable Processor, in an effort to increase system performance, is the main focus of study. This research is supported by the Digital Life Consortium at the MIT Media Laboratory.
Description
Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1998.
 
Includes bibliographical references (p. 78-79).
 
Date issued
1998
URI
http://hdl.handle.net/1721.1/47693
Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Publisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering and Computer Science

Collections
  • Graduate Theses

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

Login

Statistics

OA StatisticsStatistics by CountryStatistics by Department
MIT Libraries
PrivacyPermissionsAccessibilityContact us
MIT
Content created by the MIT Libraries, CC BY-NC unless otherwise noted. Notify us about copyright concerns.