MIT Libraries logoDSpace@MIT

MIT
View Item 
  • DSpace@MIT Home
  • MIT Libraries
  • MIT Theses
  • Graduate Theses
  • View Item
  • DSpace@MIT Home
  • MIT Libraries
  • MIT Theses
  • Graduate Theses
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

System demonstration of an optically-sampled, wavelength-demultiplexed photonic analog-to-digital converter

Author(s)
Peng, Michael Yung
Thumbnail
DownloadFull printable version (15.04Mb)
Other Contributors
Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science.
Advisor
Franz X. Kärtner.
Terms of use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582
Metadata
Show full item record
Abstract
The performance of electronic analog-to-digital converters (ADCs) at high sampling rates is fundamentally limited by the timing jitter of electronic clocks. To circumvent this limitation, one method is to exploit the orders-of-magnitude lower timing jitter of mode-locked lasers and implement optical sampling as a front-end for electronic ADCs. The optical-sampling, wavelength-demultiplexing approach to A/D conversion, which is explored in this thesis, offers key benefits such as ease of scalability to higher aggregate sampling rates via passive wavelength-division demultiplexing (WDM) filters and potential for full integration via silicon photonics platform for chip-scale signal processing applications. This thesis will first cover the design issues for each stage in the optically-sampled, wavelength-demultiplexed photonic ADC architecture, followed by experimental results from two system demonstrations. Digitization of a 41-GHz signal with 7.0 effective bits at a sampling rate of 2 GSa/s was demonstrated with a discrete-component photonic ADC, which corresponds to 15 fs of jitter, a 4-5 times improvement over state-of-the-art electronic ADCs. On the way towards an integrated photonic ADC, a silicon chip with core photonic components was fabricated and used to digitize a 10-GHz signal with 3.5 effective bits. Drop-port transmission measurements of an integrated 20-channel WDM filter bank are included to show potential for high sampling rate operation with 10 effective bits.
Description
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2011.
 
Cataloged from PDF version of thesis.
 
Includes bibliographical references (p. 84-86).
 
Date issued
2011
URI
http://hdl.handle.net/1721.1/68507
Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Publisher
Massachusetts Institute of Technology
Keywords
Electrical Engineering and Computer Science.

Collections
  • Graduate Theses

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

Login

Statistics

OA StatisticsStatistics by CountryStatistics by Department
MIT Libraries
PrivacyPermissionsAccessibilityContact us
MIT
Content created by the MIT Libraries, CC BY-NC unless otherwise noted. Notify us about copyright concerns.