dc.contributor.advisor | Terry P. Orlando. | en_US |
dc.contributor.author | Cord, Bryan M. (Bryan Michael), 1980- | en_US |
dc.contributor.other | Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. | en_US |
dc.date.accessioned | 2005-09-26T20:44:27Z | |
dc.date.available | 2005-09-26T20:44:27Z | |
dc.date.copyright | 2004 | en_US |
dc.date.issued | 2004 | en_US |
dc.identifier.uri | http://hdl.handle.net/1721.1/28491 | |
dc.description | Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2004. | en_US |
dc.description | Includes bibliographical references (p. 113-116). | en_US |
dc.description.abstract | A process was designed to fabricate Nb-AlOx-Nb Josephson junctions for quantum computing applications, with the goal of fabricating junctions as small as 0.2 [micro]m in diameter in a time span of roughly two weeks. The process was based on the doubly-planarized all-refractory technology for superconductive circuits (DPARTS) process currently used to fabricate these devices at MIT Lincoln Laboratory and streamlined by removing or replacing the most time-consuming steps and several optical layers. In addition, 248-nm (deep-UV) photolithography was employed for the first time in a Nb-based process, with the goal of improving resolution past that achievable by standard i-line lithography. The process has five optical layers, two wiring layers, and a via layer, and is intended to be used for rapid-turnaround evaluation of simple circuits requiring only two wiring layers. Anodization was used to produce a 50 nm film of NbOx to isolate the wiring layers, replacing the time-consuming oxide deposition and planarization used in the DPARTS process. A novel metallization and liftoff process employing surface-poisoning of chemically-amplified resist was used to deposit the contact layer. Several new plasma etching techniques were developed to selectively etch the various materials present in the process as well. The full process flow is briefly described in order of fabrication, followed by a detailed discussion of major process steps, issues, and results. Finally, testing results from devices fabricated using the new process are presented. An appendix detailing the design-of-experiment (DOE) approach used to characterize several process tools is also provided. | en_US |
dc.description.statementofresponsibility | by Bryan M. Cord. | en_US |
dc.format.extent | 116 p. | en_US |
dc.format.extent | 5353470 bytes | |
dc.format.extent | 5367441 bytes | |
dc.format.mimetype | application/pdf | |
dc.format.mimetype | application/pdf | |
dc.language.iso | en_US | |
dc.publisher | Massachusetts Institute of Technology | en_US |
dc.rights | M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. | en_US |
dc.rights.uri | http://dspace.mit.edu/handle/1721.1/7582 | |
dc.subject | Electrical Engineering and Computer Science. | en_US |
dc.title | Rapid fabrication of deep-submicron Josephson junctions | en_US |
dc.type | Thesis | en_US |
dc.description.degree | S.M. | en_US |
dc.contributor.department | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science | |
dc.identifier.oclc | 57303875 | en_US |