Advanced Search
DSpace@MIT

Scale Control Processor Test-Chip

Research and Teaching Output of the MIT Community

Show simple item record

dc.contributor.advisor Krste Asanovic
dc.contributor.author Batten, Christopher
dc.contributor.author Krashinsky, Ronny
dc.contributor.author Asanovic, Krste
dc.contributor.other Computer Architecture
dc.date.accessioned 2007-01-12T19:51:55Z
dc.date.available 2007-01-12T19:51:55Z
dc.date.issued 2007-01-12
dc.identifier.other MIT-CSAIL-TR-2007-003
dc.identifier.uri http://hdl.handle.net/1721.1/35724
dc.description.abstract We are investigating vector-thread architectures which provide competitive performance and efficiency across a broad class of application domains. Vector-thread architectures unify data-level, thread-level, and instruction-level parallelism, providing new ways of parallelizing codes that are difficult to vectorize or that incur excessive synchronization costs when multithreaded. To illustrate these ideas we have developed the Scale processor, which is an example of a vector-thread architecture designed for low-power and high-performance embedded systems. The prototype includes a single-issue 32-bit RISC control processor, a vector-thread unit which supports up to 128 virtual processor threads and can execute up to 16 instructions per cycle, and a 32 KB shared primary cache.Since the Scale Vector-Thread Processor is a large and complex design (especially for an academic project), we first designed and fabricated the Scale Test Chip (STC1). STC1 includes a simplified version of the Scale control processor, 8 KB of RAM, a host interface, and a custom clock generator. STC1 helped mitigate the risk involved in fabricating the full Scale chip in several ways. First, we were able to establish and test our CAD toolflow. Our toolflow included several custom tools which had not previously been used in any tapeouts. Second, we were able to better characterize our target package and process. For example, STC1 enabled us to better correlate the static timing numbers from our CAD tools with actual silicon and also to characterize the expected rise/fall times of our external signal pins. Finally, STC1 allowed us to test our custom clock generator. We used our experiences with STC1 to help us implement the Scale vector-thread processor. Scale was taped out on October 15, 2006 and it is currently being fabricated through MOSIS. This report discusses the fabrication of STC1 and presents power and performance results.
dc.format.extent 10 p.
dc.format.extent 2613150 bytes
dc.format.extent 4101404 bytes
dc.format.mimetype application/postscript
dc.format.mimetype application/pdf
dc.language.iso en_US
dc.relation.ispartofseries Massachusetts Institute of Technology Computer Science and Artificial Intelligence Laboratory
dc.title Scale Control Processor Test-Chip


Files in this item

Name Size Format Description
MIT-CSAIL-TR-2007 ... 2.492Mb Postscript

Files in this item

Name Size Format Description
MIT-CSAIL-TR-2007 ... 3.911Mb PDF

This item appears in the following Collection(s)

Show simple item record

MIT-Mirage