Design, modeling, and simulation of a Compact Optoelectronic Neural Coprocessor
Citable URI:
http://hdl.handle.net/1721.1/35530
| Title: | Design, modeling, and simulation of a Compact Optoelectronic Neural Coprocessor |
| Author: | Simpkins, Travis L. (Travis Lee), 1977- |
| Other Contributors: | Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. |
| Advisor: | Cardinal Warde. |
| Department: | Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. |
| Publisher: | Massachusetts Institute of Technology |
| Issue Date: | 2006 |
| Abstract: |
Microprocessors have substantially increased in speed and computational power over the past two decades. However, they still are unable to solve certain classes of problems efficiently, particularly those which involve the analysis of large noisy data sets such as the case of image processing, feature extraction, and pattern recognition. Substantial research has focused on using neural network algorithms to process this type of data with much success. Most of this effort, however, has resulted in sophisticated neural network-based software algorithms rather than physical neural network hardware. Consequently, most neural network-type processing systems today consist of neural algorithms running on traditional sequential (i.e. Intel-based) microprocessors rather than on actual neurocomputers, and thus achieve less than optimal performance. The objective of the Compact Optoelectronic Neural Coprocessor (CONCOP) project is to build a compact, pixilated, parallel optoelectronic processor capable of running neural network-type algorithms in native hardware. (cont.) While much of the past research on the project has focused on designing and implementing the microphotonics and optoelectronics required for interlayer communication within the system, the work presented in this thesis will begin by focusing on the computational components, particularly the mixed-signal integrated circuits located in each pixel. After the circuits have been designed, a progressive training and simulation environment will be developed based on hierarchal system models which provide accurate, timely, and efficient performance estimates of the CONCOP while it is still in the pre-integration stage. Using this simulation platform, several simulations of the CONCOP will be performed to demonstrate the flexibility of the environment and to better understand the scalability and fault-tolerance aspects of the CONCOP. The results of a test chip containing the fundamental circuit components will also be presented. |
| Description: | Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, February 2006. Includes bibliographical references (p. 169-174). |
| URI: |
http://dspace.mit.edu/handle/1721.1/35530
http://hdl.handle.net/1721.1/35530 |
| Keywords: | Electrical Engineering and Computer Science. |
Files in this item
| Files | Size | Format |
|---|---|---|
| Preview, non-printable (open to all) | 17.67Mb | application/pdf |
| Full printable version (MIT only) | 17.67Mb | application/pdf |
This item appears in the following Collection(s)
All Items in DSpace@MIT are protected by original copyright, with all rights reserved, unless otherwise indicated.
|
|
Contact
MIT Libraries
|