A CMOS Imager With a Programmable Bit-Serial Column-Parallel SIMD/MIMD Processor
Author(s)
Yamashita, Hirofumi; Sodini, Charles G.
DownloadYamashita-2009-A CMOS Imager With a Programmable Bit-Serial Column-Parallel SIMDMIMD Processor.pdf (742.3Kb)
PUBLISHER_POLICY
Publisher Policy
Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Terms of use
Metadata
Show full item recordAbstract
An imager with an integrated fully programmable bit-serial column-parallel processor is proposed to meet the demand for a compact and versatile system-on-imager chip for consumer applications. The on-imager processor is targeting a computationally intensive low-level image processing task. The processor is physically arranged as a densely packed 2-D processing element (PE) array at an imager column level. The digital processor has a multiple-instruction-multiple-data (MIMD) architecture configuring multiple column-parallel single-instruction-multiple-data (SIMD) processors. The prototype imager chip with 128 times 128 pixels and 4 times 128 PE array designed with 0.6-mum technology was fabricated, and its functionality was tested. The estimation of performance level of the proposed processor architecture with an advanced technology such as the 0.09-mum process technology shows that the proposed imager chip architecture has a potential of giga sum operations per second per square millimeter class processing performance.
Date issued
2009-10Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer ScienceJournal
IEEE Transactions on Electron Devices
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Yamashita, Hirofumi, and Charles G. Sodini. “A CMOS Imager With a Programmable Bit-Serial Column-Parallel SIMD/MIMD Processor.” IEEE Transactions on Electron Devices 56.11 (2009): 2534–2545. © Copyright 2009 IEEE
Version: Final published version
ISSN
0018-9383