Show simple item record

dc.contributor.authorWang, Miaorong
dc.contributor.authorChandrakasan, Anantha P
dc.date.accessioned2020-06-16T19:18:41Z
dc.date.available2020-06-16T19:18:41Z
dc.date.issued2020-04
dc.date.submitted2019-11
dc.identifier.isbn9781728151069
dc.identifier.urihttps://hdl.handle.net/1721.1/125824
dc.description.abstractTo support various edge applications, a neural network accelerator needs to achieve high flexibility and classification accuracy within a limited power budget. This paper proposes a weight tuning algorithm to improve the energy efficiency by lowering the switching activity. A flexible and runtime-reconfigurable CNN accelerator is co-designed with the algorithm and demonstrated with a feature extraction processor on an FPGA. The system is fully self-contained for small CNNs and speech keyword spotting is shown as an example. A fully integrated custom ASIC is also being fabricated for this system. Based on post place-and-route simulation of the ASIC, the weight tuning algorithm reduces the energy consumption of weight delivery and computation by 1.70x and 1.20x respectively with little loss in accuracy.en_US
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)en_US
dc.relation.isversionofhttp://dx.doi.org/10.1109/a-sscc47793.2019.9056941en_US
dc.rightsCreative Commons Attribution-Noncommercial-Share Alikeen_US
dc.rights.urihttp://creativecommons.org/licenses/by-nc-sa/4.0/en_US
dc.sourceUtsav Banerjeeen_US
dc.titleFlexible Low Power CNN Accelerator for Edge Computing with Weight Tuningen_US
dc.typeArticleen_US
dc.identifier.citationWang, Miaorong and Anantha P. Chandrakasan. "Flexible Low Power CNN Accelerator for Edge Computing with Weight Tuning." IEEE Asian Solid-State Circuits Conference (A-SSCC), November 2019, Macau, Macao, Institute of Electrical and Electronics Engineers (IEEE), April 2020en_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Scienceen_US
dc.relation.journalIEEE Asian Solid-State Circuits Conference (A-SSCC)en_US
dc.eprint.versionAuthor's final manuscripten_US
dc.type.urihttp://purl.org/eprint/type/ConferencePaperen_US
eprint.statushttp://purl.org/eprint/status/NonPeerRevieweden_US
dspace.date.submission2020-06-09T21:48:07Z
mit.journal.issue2019en_US
mit.licenseOPEN_ACCESS_POLICY
mit.metadata.statusComplete


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record