Notice

This is not the latest version of this item. The latest version can be found at:https://dspace.mit.edu/handle/1721.1/137036.2

Show simple item record

dc.contributor.authorChowdhury, Nadim
dc.contributor.authorXie, Qingyun
dc.contributor.authorYuan, Mengyang
dc.contributor.authorRajput, Nitul S
dc.contributor.authorXiang, Peng
dc.contributor.authorCheng, Kai
dc.contributor.authorThen, Han Wui
dc.contributor.authorPalacios, Tomas
dc.date.accessioned2021-11-01T18:35:34Z
dc.date.available2021-11-01T18:35:34Z
dc.date.issued2019
dc.identifier.urihttps://hdl.handle.net/1721.1/137036
dc.description.abstract© 2019 IEEE. In this work, we demonstrate a self-aligned p-FET with a GaN/Al0 2Ga0 8N (20 nm)/GaN heterostructure grown by metal-organic-chemical vapor deposition (MOCVD) on Si substrate. Our 100 nm channel length device with recess depth of 70 nm exhibits a record ON-resistance of 400 Ωmm and ON-current over 5 mA/mm with ON-OFF ratio of 6×105 when compared with other p-FET demonstrations based on GaN/AlGaN heterostructure. The device shows E-mode operation with a threshold voltage of -1 V, making it a promising candidate for GaN-based complementary circuit that can be integrated on a Silicon platform. A monolithically integrated n-channel transistor with p-GaN gate is also demonstrated. The potential of the reported p-FET for complementary logic application is evaluated through industry-standard compact modeling and inverter circuit simulation.en_US
dc.language.isoen
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)en_US
dc.relation.isversionof10.1109/IEDM19573.2019.8993569en_US
dc.rightsCreative Commons Attribution-Noncommercial-Share Alikeen_US
dc.rights.urihttp://creativecommons.org/licenses/by-nc-sa/4.0/en_US
dc.sourceOther repositoryen_US
dc.titleFirst Demonstration of a Self-Aligned GaN p-FETen_US
dc.typeArticleen_US
dc.identifier.citationChowdhury, Nadim, Xie, Qingyun, Yuan, Mengyang, Rajput, Nitul S, Xiang, Peng et al. 2019. "First Demonstration of a Self-Aligned GaN p-FET." Technical Digest - International Electron Devices Meeting, IEDM, 2019-December.
dc.relation.journalTechnical Digest - International Electron Devices Meeting, IEDMen_US
dc.eprint.versionAuthor's final manuscripten_US
dc.type.urihttp://purl.org/eprint/type/ConferencePaperen_US
eprint.statushttp://purl.org/eprint/status/NonPeerRevieweden_US
dc.date.updated2021-02-05T19:11:46Z
dspace.orderedauthorsChowdhury, N; Xie, Q; Yuan, M; Rajput, NS; Xiang, P; Cheng, K; Then, HW; Palacios, Ten_US
dspace.date.submission2021-02-05T19:11:50Z
mit.journal.volume2019-Decemberen_US
mit.licenseOPEN_ACCESS_POLICY
mit.metadata.statusAuthority Work and Publication Information Neededen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

VersionItemDateSummary

*Selected version