MIT Libraries logoDSpace@MIT

MIT
View Item 
  • DSpace@MIT Home
  • MIT Open Access Articles
  • MIT Open Access Articles
  • View Item
  • DSpace@MIT Home
  • MIT Open Access Articles
  • MIT Open Access Articles
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy

Author(s)
Daly, Denis C.; Chandrakasan, Anantha P.
Thumbnail
DownloadDaly-2009-A 6-bit, 0.2 V to 0.pdf (1002.Kb)
PUBLISHER_POLICY

Publisher Policy

Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.

Terms of use
Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Metadata
Show full item record
Abstract
A 6-bit highly digital flash ADC is implemented in a 0.18 mum CMOS process. The ADC operates in the subthreshold regime down to 200 mV and employs comparator redundancy and reconfigurability to improve linearity. The low-voltage sampling switch employs voltage boosting, stacking and feedback to reduce leakage. Common-mode rejection is implemented digitally via an IIR filter. The minimum FOM of the ADC is 125 fJ/conversion-step at a 0.4 V supply, where it achieves an ENOB of 5.05 at 400 kS/s. The clocked comparators' switching thresholds are adjusted through a combination of device sizing and stacking. A quadratic relationship between the amount of device stacking and the strength of an input network in the subthreshold regime is derived, demonstrating an advantage of stacking over device width scaling to adjust comparator thresholds.
Date issued
2009-08
URI
http://hdl.handle.net/1721.1/52494
Department
Massachusetts Institute of Technology. Microsystems Technology Laboratories
Journal
IEEE Journal of Solid-State Circuits
Publisher
Institute of Electrical and Electronics Engineers
Citation
Daly, Denis C., and A.P. Chandrakasan. “A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy.” Solid-State Circuits, IEEE Journal of 44.11 (2009): 3030-3038. © 2009 IEEE
Version: Final published version
ISSN
0018-9200
Keywords
ultra-low-voltage operation, redundancy, reassignment, low-power electronics, comparators (circuits), calibration, analog-digital conversion, ADC

Collections
  • MIT Open Access Articles

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

Login

Statistics

OA StatisticsStatistics by CountryStatistics by Department
MIT Libraries
PrivacyPermissionsAccessibilityContact us
MIT
Content created by the MIT Libraries, CC BY-NC unless otherwise noted. Notify us about copyright concerns.