A modeling and exploration framework for interconnect network design in the nanometer Era
Author(s)Stojanovic, Vladimir Marko; Chen, Fred Fu-Chin; Joshi, Ajay J.
DownloadJoshi-2009-A modeling and exploration framework for interconnect network design in the nanometer Era.pdf (708.1Kb)
MetadataShow full item record
As we approach serious scaling roadblocks in the next few process nodes, it is imperative to identify new emerging technologies that can complement or supplant CMOS in the future. We present an integrated cyclic approach to explore new interconnect technologies in the nanometer era for many core systems, where on-chip interconnects are jointly optimized at all the levels in the design hierarchy to develop a complete interconnect solution - from interconnect technology to network topology.
DepartmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip (NoCS 2009)
Institute of Electrical and Electronics Engineers
Joshi, A., F. Chen, and V. Stojanovic. “A Modeling and exploration framework for interconnect network design in the nanometer era.” Networks-on-Chip, 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on. 2009. 91. © 2009 IEEE
Final published version