Show simple item record

dc.contributor.authorZhao, Qin
dc.contributor.authorBruening, Derek
dc.contributor.authorAmarasinghe, Saman P.
dc.date.accessioned2011-03-30T19:03:45Z
dc.date.available2011-03-30T19:03:45Z
dc.date.issued2010
dc.identifier.isbn978-1-4503-0054-4
dc.identifier.urihttp://hdl.handle.net/1721.1/62002
dc.description.abstractShadow memory is used by dynamic program analysis tools to store metadata for tracking properties of application memory. The efficiency of mapping between application memory and shadow memory has substantial impact on the overall performance of such analysis tools. However, traditional memory mapping schemes that work well on 32-bit architectures cannot easily port to 64-bit architectures due to the much larger 64-bit address space. This paper presents EMS64, an efficient memory shadowing scheme for 64-bit architectures. By taking advantage of application reference locality and unused regions in the 64-bit address space, EMS64 provides a fast and flexible memory mapping scheme without relying on any underlying platform features or requiring any specific shadow memory size. Our experiments show that EMS64 is able to reduce the runtime shadow memory translation overhead to 81% on average, which almost halves the overhead of the fastest 64-bit shadow memory system we are aware of.
dc.language.isoen_US
dc.publisherAssociation for Computing Machinery
dc.relation.isversionofhttp://doi.acm.org/10.1145/1806651.1806667en_US
dc.rightsCreative Commons Attribution-Noncommercial-Share Alike 3.0en_US
dc.rights.urihttp://creativecommons.org/licenses/by-nc-sa/3.0/en_US
dc.sourceMIT web domainen_US
dc.titleEfficient Memory Shadowing for 64-bit Architecturesen_US
dc.typeArticleen_US
dc.identifier.citationQin Zhao, Derek Bruening, and Saman Amarasinghe. 2010. Efficient memory shadowing for 64-bit architectures. In Proceedings of the 2010 international symposium on Memory management (ISMM '10). ACM, New York, NY, USA, 93-102.
dc.contributor.departmentMassachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratoryen_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Scienceen_US
dc.contributor.approverAmarasinghe, Saman P.
dc.contributor.mitauthorZhao, Qin
dc.contributor.mitauthorAmarasinghe, Saman P.
dc.relation.journalISMM '10 Proceedings of the 2010 international symposium on Memory management
dc.eprint.versionAuthor's final manuscripten_US
dc.type.urihttp://purl.org/eprint/type/ConferencePaperen_US
dspace.orderedauthorsZhao, Qin; Bruening, Derek; Amarasinghe, Samanen
dc.identifier.orcidhttps://orcid.org/0000-0002-7231-7643
mit.licenseOPEN_ACCESS_POLICYen_US
mit.metadata.statusComplete


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record