MIT Libraries homeMIT Libraries logoDSpace@MIT

MIT
View Item 
  • DSpace@MIT Home
  • MIT Open Access Articles
  • MIT Open Access Articles
  • View Item
  • DSpace@MIT Home
  • MIT Open Access Articles
  • MIT Open Access Articles
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Scalability of Sub-100 nm InAs HEMTs on InP Substrate for Future Logic Applications

Author(s)
Kim, Dae-Hyun; del Alamo, Jesus A.
Thumbnail
DownloadKim-2010-Scalability of Sub-1.pdf (1.309Mb)
PUBLISHER_POLICY

Publisher Policy

Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.

Terms of use
Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Metadata
Show full item record
Abstract
We have experimentally studied the scaling behavior of sub-100-nm InAs high-electron mobility transistors (HEMTs) on InP substrate from the logic operation point of view. These devices have been designed for scalability and combine a thin InAlAs barrier and a thin channel containing a pure InAs subchannel. InAs HEMTs with gate length down to 40 nm exhibit excellent logic figures of merit, such as I[subscript ON]/I[subscript OFF] = 9 × 10[superscript 4], drain-induced-barrier lowering = 80 mV/V, S = 70 mV/dec, and an estimated logic gate delay of 0.6 ps at V[subscript DS] = 0.5 V. In addition, we have obtained excellent high-frequency operation with L[subscript g] = 40 nm, such as f[subscript T] = 491 GHz and f[subscript max] = 402 GHz at V[subscript DS] = 0.5 V. In spite of the narrow bandgap of InAs subchannel, under the studied conditions, our devices are shown not to suffer from excessive band-to-band tunneling. When benchmarked against state-of-the-art Si devices, 40-nm InAs HEMTs exhibit I[subscript ON] = 0.6 A/μm at I[subscript Leak] = 200 nA/μm. This is about two times higher I[subscript ON] than state-of-the-art high-performance 65-nm nMOSFET with comparable physical gate length and I[subscript Leak].
Date issued
2010-06
URI
http://hdl.handle.net/1721.1/71639
Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Journal
IEEE Transactions on Electron Devices
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Kim, Dae-Hyun, and Jesús A. del Alamo. “Scalability of Sub-100 Nm InAs HEMTs on InP Substrate for Future Logic Applications.” IEEE Transactions on Electron Devices 57.7 (2010). © Copyright 2012 IEEE
Version: Final published version
ISSN
0018-9383
1557-9646

Collections
  • MIT Open Access Articles

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

Login

Statistics

OA StatisticsStatistics by CountryStatistics by Department
MIT Libraries homeMIT Libraries logo

Find us on

Twitter Facebook Instagram YouTube RSS

MIT Libraries navigation

SearchHours & locationsBorrow & requestResearch supportAbout us
PrivacyPermissionsAccessibility
MIT
Massachusetts Institute of Technology
Content created by the MIT Libraries, CC BY-NC unless otherwise noted. Notify us about copyright concerns.