| dc.contributor.author | Tsuk, Michael | |
| dc.contributor.author | Dvorscak, Daniel | |
| dc.contributor.author | Ong, Chin Siong | |
| dc.contributor.author | White, Jacob K. | |
| dc.date.accessioned | 2012-07-27T18:31:13Z | |
| dc.date.available | 2012-07-27T18:31:13Z | |
| dc.date.issued | 2009-12 | |
| dc.date.submitted | 2009-11 | |
| dc.identifier.isbn | 978-1-60558-800-1 | |
| dc.identifier.isbn | 978-1-60558-800-1 | |
| dc.identifier.issn | 1092-3152 | |
| dc.identifier.uri | http://hdl.handle.net/1721.1/71877 | |
| dc.description.abstract | rute-force simulation approaches to estimating serial-link bit-error rates (BERs) become computationally intractable for the case when BERs are low and the interconnect electrical response is slow enough to generate intersymbol interference that spans dozens of bit periods. Electrical-level statistical simulation approaches based on superposing pulse responses were developed to address this problem, but such pulse-based methods have difficulty analyzing jitter and rise/fall asymmetry. In this paper we present a superposing-edge approach for statistical simulation, as edge-based methods handle rise/fall asymmetry and jitter in straightforward way. We also resolve a key problem in using edge-based approaches, that edges are always correlated, by deriving an efficient inductive approach for propagating the edge correlations. Examples are presented demonstrating the edge-based method's accuracy and effectiveness in analyzing combinations of uniform, Gaussian, and periodic distributed random jitter. | en_US |
| dc.language.iso | en_US | |
| dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | en_US |
| dc.relation.isversionof | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5361218 | en_US |
| dc.rights | Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use. | en_US |
| dc.source | IEEE | en_US |
| dc.title | An electrical-level superposed-edge approach to statistical serial link simulation | en_US |
| dc.type | Article | en_US |
| dc.identifier.citation | Tsuk, M. et al. "An electrical-level superposed-edge approach to statistical serial link simulation." IEEE, 2009. 717-724. © Copyright 2009 IEEE | en_US |
| dc.contributor.department | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science | en_US |
| dc.contributor.approver | White, Jacob K. | |
| dc.contributor.mitauthor | White, Jacob K. | |
| dc.relation.journal | IEEE/ACM International Conference on Computer-Aided Design Digest of Technical Papers, 2009 | en_US |
| dc.eprint.version | Final published version | en_US |
| dc.type.uri | http://purl.org/eprint/type/ConferencePaper | en_US |
| dspace.orderedauthors | Tusk, Michael; Dvorscak, Daniel; Chin Siong Ong; White, Jacob | en_US |
| dc.identifier.orcid | https://orcid.org/0000-0003-1080-4005 | |
| mit.license | PUBLISHER_POLICY | en_US |
| mit.metadata.status | Complete | |