dc.contributor.author | Vamvakos, Socrates D. | |
dc.contributor.author | Stojanovic, Vladimir Marko | |
dc.contributor.author | Nikolic, Borivoje | |
dc.date.accessioned | 2012-10-18T20:55:33Z | |
dc.date.available | 2012-10-18T20:55:33Z | |
dc.date.issued | 2009-10 | |
dc.date.submitted | 2009-09 | |
dc.identifier.isbn | 978-1-4244-4073-3 | |
dc.identifier.isbn | 978-1-4244-4071-9 | |
dc.identifier.uri | http://hdl.handle.net/1721.1/74124 | |
dc.description.abstract | Timing jitter is one of the most significant phase-locked loop characteristics, with high impact on performance in a range of applications. It is, therefore, important to develop the tools necessary to study and predict PLL jitter performance at design time. In this paper a discrete-time, linear, cyclostationary PLL model for jitter analysis is proposed, which accounts for the cyclostationary nature of noise injected into the loop at various PLL components. The model also predicts the aliasing of jitter due to the downsampling and upsampling of frequencies around the PLL loop. Closed-form expressions are derived for the output jitter spectrum and match well with results of event-driven simulations of a 3[superscript rd]-order PLL. | en_US |
dc.language.iso | en_US | |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | en_US |
dc.relation.isversionof | http://dx.doi.org/10.1109/CICC.2009.5280745 | en_US |
dc.rights | Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use. | en_US |
dc.source | IEEE | en_US |
dc.title | Discrete-time, cyclostationary phase-locked loop model for jitter analysis | en_US |
dc.type | Article | en_US |
dc.identifier.citation | Vamvakos, Socrates D., Vladimir Stojanovic, and Borivoje Nikolic. “Discrete-time, Cyclostationary Phase-locked Loop Model for Jitter Analysis.” IEEE, 2009. 637–640. © 2012 IEEE | en_US |
dc.contributor.department | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science | en_US |
dc.contributor.mitauthor | Stojanovic, Vladimir Marko | |
dc.relation.journal | Proceedings of the Custom Integrated Circuits Conference, 2009 | en_US |
dc.eprint.version | Final published version | en_US |
dc.type.uri | http://purl.org/eprint/type/ConferencePaper | en_US |
dspace.orderedauthors | Vamvakos, Socrates D.; Stojanovic, Vladimir; Nikolic, Borivoje | en |
mit.license | PUBLISHER_POLICY | en_US |
mit.metadata.status | Complete | |