dc.contributor.author | Matveev, Alexander | |
dc.contributor.author | Shavit, Nir N. | |
dc.date.accessioned | 2014-10-10T14:53:09Z | |
dc.date.available | 2014-10-10T14:53:09Z | |
dc.date.issued | 2013-07 | |
dc.identifier.isbn | 9781450315722 | |
dc.identifier.uri | http://hdl.handle.net/1721.1/90886 | |
dc.description.abstract | For many years, the accepted wisdom has been that the key to adoption of best-effort hardware transactions is to guarantee progress by combining them with an all software slow-path, to be taken if the hardware transactions fail repeatedly. However, all known generally applicable hybrid transactional memory solutions suffer from a major drawback: the coordination with the software slow-path introduces an unacceptably high instrumentation overhead into the hardware transactions.
This paper overcomes the problem using a new approach which we call reduced hardware (RH) transactions. Instead of an all-software slow path, in RH transactions part of the slow-path is executed using a smaller hardware transaction. The purpose of this hardware component is not to speed up the slow-path (though this is a side effect). Rather, using it we are able to eliminate almost all of the instrumentation from the common hardware fast-path, making it virtually as fast as a pure hardware transaction. Moreover, the "mostly software" slow-path is obstruction-free (no locks), allows execution of long transactions and protected instructions that may typically cause hardware transactions to fail, allows complete concurrency between hardware and software transactions, and uses the shorter hardware transactions only to commit.
Finally, we show how to easily default to a mode allowing an all-software slow-slow mode in case the "mostly software" slow-path fails to commit. | en_US |
dc.description.sponsorship | National Science Foundation (U.S.) (Grant CCF-1217921) | en_US |
dc.description.sponsorship | United States. Dept. of Energy. Office of Advanced Scientific Computing Research (Grant ER26116/DE-SC0008923) | en_US |
dc.description.sponsorship | Oracle Corporation | en_US |
dc.description.sponsorship | Intel Corporation | en_US |
dc.language.iso | en_US | |
dc.publisher | Association for Computing Machinery (ACM) | en_US |
dc.relation.isversionof | http://dx.doi.org/10.1145/2486159.2486188 | en_US |
dc.rights | Creative Commons Attribution-Noncommercial-Share Alike | en_US |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-sa/4.0/ | en_US |
dc.source | Other univ. web domain | en_US |
dc.title | Reduced hardware transactions: a new approach to hybrid transactional memory | en_US |
dc.type | Article | en_US |
dc.identifier.citation | Alexander Matveev and Nir Shavit. 2013. Reduced hardware transactions: a new approach to hybrid transactional memory. In Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures (SPAA '13). ACM, New York, NY, USA, 11-22. | en_US |
dc.contributor.department | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science | en_US |
dc.contributor.mitauthor | Shavit, Nir N. | en_US |
dc.relation.journal | Proceedings of the 25th ACM symposium on Parallelism in algorithms and architectures (SPAA '13) | en_US |
dc.eprint.version | Author's final manuscript | en_US |
dc.type.uri | http://purl.org/eprint/type/ConferencePaper | en_US |
eprint.status | http://purl.org/eprint/status/NonPeerReviewed | en_US |
dspace.orderedauthors | Matveev, Alexander; Shavit, Nir | en_US |
dc.identifier.orcid | https://orcid.org/0000-0002-4552-2414 | |
mit.license | OPEN_ACCESS_POLICY | en_US |
mit.metadata.status | Complete | |